Design space exploration with automatic selection of SW and HW for embedded applications

被引：0

作者：

Mattol, JCB ^{[1
]}

Beck, ACS ^{[1
]}

Carro, L ^{[1
]}

Wagner, FR ^{[1
]}

机构：

[1] Univ Fed Rio Grande Sul, Inst Comp Sci, Porto Alegre, RS, Brazil

来源：

COMPUTER SYSTEMS: ARCHITECTURES, MODELING, AND SIMULATION | 2004年 / 3133卷

关键词：

D O I：

暂无

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

This paper presents a methodology for automatic selection of software and hardware IP components for embedded applications. Design space exploration is achieved by the correct selection of a SW-IP block to be executed in a platform containing different implementations of the same ISA. These different versions of the same ISA dissipate a different amount of power and require a different number of cycles to execute the same program. This way, by making the software execute on a different processor to achieve the required power or energy of an application, one can fine tune the platform for the desired market.

引用

页码：303 / 312

页数：10

共 50 条

[41] Heterogeneous HW/SW FPGA-Based Embedded System for Database Sequencing Applications [J].

Bonny, Talal .

INTERNATIONAL JOURNAL OF ADVANCED COMPUTER SCIENCE AND APPLICATIONS, 2018, 9 (10) :244-251

[42] A HW/SW partitioner for multi-mode multi-task embedded applications [J].

Kim, Young-Jun ;

Kim, Taewhan .

JOURNAL OF VLSI SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY, 2006, 44 (03) :269-283

[43] A HW/SW Partitioner for Multi-Mode Multi-Task Embedded Applications [J].

Young-Jun Kim ;

Taewhan Kim .

Journal of VLSI signal processing systems for signal, image and video technology, 2006, 44 :269-283

[44] HW/SW partitioning and code generation of embedded control applications on a reconfigurable architecture platform [J].

Baleani, M ;

Gennari, F ;

Jiang, Y ;

Patel, Y ;

Brayton, RK ;

Sangiovanni-Vincentelli, A .

CODES 2002: PROCEEDINGS OF THE TENTH INTERNATIONAL SYMPOSIUM ON HARDWARE/SOFTWARE CODESIGN, 2002, :151-156

[45] Automatic Performance Space Exploration of Web Applications [J].

Ahmad, Tanwir ;

Abbors, Fredrik ;

Truscan, Dragos .

ECONOMICS OF GRIDS, CLOUDS, SYSTEMS, AND SERVICES, GECON 2015, 2016, 9512 :223-235

[46] Improving embedded system design by means of HW-SW compilation on reconfigurable coprocessors [J].

Moya, JM ;

Rincón, F ;

Moya, F ;

López, JC .

ISSS'02: 15TH INTERNATIONAL SYMPOSIUM ON SYSTEM SYNTHESIS, 2002, :255-260

[47] SystemC-based HW/SW Co-Simulation Platform for System-on-Chip (SoC) Design Space Exploration [J].

Hau, Y. W. ;

Khalil-Hani, Mohamed .

ICED: 2008 INTERNATIONAL CONFERENCE ON ELECTRONIC DESIGN, VOLS 1 AND 2, 2008, :544-549

[48] The COMPLEX reference framework for HW/SW co-design and power management supporting platform-based design-space exploration [J].

Gruettner, Kim ;

Hartmann, Philipp A. ;

Hylla, Kai ;

Rosinger, Sven ;

Nebel, Wolfgang ;

Herrera, Fernando ;

Villar, Eugenio ;

Brandolese, Carlo ;

Fornaciari, William ;

Palermo, Gianluca ;

Ykman-Couvreur, Chantal ;

Quaglia, Davide ;

Ferrero, Francisco ;

Valencia, Raul .

MICROPROCESSORS AND MICROSYSTEMS, 2013, 37 (08) :966-980

[49] Efficient Design Space Exploration of Embedded Platforms [J].

Lukasiewycz, Martin ;

Sagstetter, Florian ;

Steinhorst, Sebastian .

2015 52ND ACM/EDAC/IEEE DESIGN AUTOMATION CONFERENCE (DAC), 2015,

[50] HW/SW coverification performance estimation & benchmark for a 24 embedded RISC core design [J].

Albrecht, TW ;

Notbauer, J ;

Rohringer, S .

1998 DESIGN AUTOMATION CONFERENCE, PROCEEDINGS, 1998, :808-811

← 1 2 3 4 5 →