Design space exploration with automatic selection of SW and HW for embedded applications

被引:0
作者
Mattol, JCB [1 ]
Beck, ACS [1 ]
Carro, L [1 ]
Wagner, FR [1 ]
机构
[1] Univ Fed Rio Grande Sul, Inst Comp Sci, Porto Alegre, RS, Brazil
来源
COMPUTER SYSTEMS: ARCHITECTURES, MODELING, AND SIMULATION | 2004年 / 3133卷
关键词
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
This paper presents a methodology for automatic selection of software and hardware IP components for embedded applications. Design space exploration is achieved by the correct selection of a SW-IP block to be executed in a platform containing different implementations of the same ISA. These different versions of the same ISA dissipate a different amount of power and require a different number of cycles to execute the same program. This way, by making the software execute on a different processor to achieve the required power or energy of an application, one can fine tune the platform for the desired market.
引用
收藏
页码:303 / 312
页数:10
相关论文
共 50 条
[31]   Automatic Design Space Exploration of Approximate Algorithms for Big Data Applications [J].
Barbareschi, Mario ;
Iannucci, Federico ;
Mazzeo, Antonino .
IEEE 30TH INTERNATIONAL CONFERENCE ON ADVANCED INFORMATION NETWORKING AND APPLICATIONS WORKSHOPS (WAINA 2016), 2016, :40-45
[32]   Specification and Modeling of HW/SW CO-Design for Heterogeneous Embedded Systems [J].
Shaout, Adnan ;
El-Mousa, Ali H. ;
Mattar, Khalid .
WORLD CONGRESS ON ENGINEERING 2009, VOLS I AND II, 2009, :273-+
[33]   Design flow for HW/SW acceleration transparency in the thumbpod secure embedded system [J].
Hwang, D ;
Schaumont, P ;
Fan, Y ;
Hodjat, A ;
Lai, BC ;
Sakiyama, K ;
Yang, SL ;
Verbauwhede, I .
40TH DESIGN AUTOMATION CONFERENCE, PROCEEDINGS 2003, 2003, :60-65
[34]   HW/SW co-design of an embedded omni-imaging system [J].
Xiong, Zhi-hui ;
Cheng, Irene ;
Zhang, Mao-jun ;
Basu, Anup .
PROCEEDINGS 2012 IEEE INTERNATIONAL CONFERENCE ON SYSTEMS, MAN, AND CYBERNETICS (SMC), 2012, :3378-3383
[35]   HW/SW CO-DESIGN ARCHITECTURE EXPLORATION FOR VLSI MAZE ROUTING [J].
Elghazali, Mahdi ;
Elhossini, Ahmed ;
Areibi, Shawki .
2009 IEEE 22ND CANADIAN CONFERENCE ON ELECTRICAL AND COMPUTER ENGINEERING, VOLS 1 AND 2, 2009, :499-504
[36]   ARCHEXPLORER FOR AUTOMATIC DESIGN SPACE EXPLORATION [J].
Desmet, Veerle ;
Girbal, Sylvain ;
Ramirez, Alex ;
Vega, Augusto ;
Temam, Olivier .
IEEE MICRO, 2010, 30 (05) :5-15
[37]   Design Space Exploration for Scalable DNN Accelerators Using a Memory-Centric Analytical Model for HW/SW Co-Design [J].
Huang, Wei-Chun ;
Tang, Chih-Wei ;
Chang, Kuei-Chung ;
Chen, Tien-Fu ;
Hsieh, Hsiang-Cheng ;
Tsai, Ming-Hsuan .
ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS, 2025, 30 (03)
[38]   An L1 Cache Design Space Exploration System for Embedded Applications [J].
Tojo, Nobuaki ;
Togawa, Nozomu ;
Yanagisawa, Masao ;
Ohtsuki, Tatsuo .
IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2009, E92A (06) :1442-1453
[39]   A Two-Level Cache Design Space Exploration System for Embedded Applications [J].
Tojo, Nobuaki ;
Togawa, Nozomu ;
Yanagisawa, Masao ;
Ohtsuki, Tatsuo .
IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2009, E92A (12) :3238-3247
[40]   HW/SW co-design by automatic embedding of complex IP cores [J].
Lange, H ;
Koch, A .
FIELD-PROGRAMMABLE LOGIC AND APPLICATIONS, PROCEEDINGS, 2004, 3203 :679-689