General Analysis on the Impact of Phase-Skew in Time-Interleaved ADCs

被引：81

作者：

El-Chammas, Manar ^{[1
]}

Murmann, Boris ^{[1
]}

机构：

[1] Stanford Univ, Dept Elect Engn, Stanford, CA 94309 USA

来源：

IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS | 2009年 / 56卷 / 05期

关键词：

Analog-digital (A/D) conversion; error analysis; CALIBRATION; CLOCK;

D O I：

10.1109/TCSI.2009.2015206

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

Time-interleaved analog-to-digital converters (TIADCs) are sensitive to various mismatches that distort the sampled signal. Standard TIADC analysis assumes a narrowband sinusoidal input, which may result in pessimistic matching constraints for system-specific ADCs used with wideband input signals. Closed-form expressions bounding the acceptable phase-skew for wideband systems are derived and are validated through simulations. In one of the examples presented, it is shown that standard analysis can overconstrain the bound on acceptable phase-skew variance by a factor of three.

引用

页码：902 / 910

页数：9

共 14 条

[1]

[Anonymous], Probability, Random Variables and Stochastic Processes

[2] TIME INTERLEAVED CONVERTER ARRAYS [J].

BLACK, WC ;

HODGES, DA .

IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1980, 15 (06) :1022-1029

[3] Mixed-Signal Clock-Skew Calibration Technique for Time-Interleaved ADCs [J].

Camarero, David ;

Ben Kalaia, Karim ;

Naviner, Jean-Francois ;

Loumeau, Patrick .

IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2008, 55 (11) :3676-3687

[4] On the jitter requirements of the sampling clock for analog-to-digital converters [J].

Da Dalt, N ;

Harteneck, M ;

Sandner, C ;

Wiesbauer, A .

IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-FUNDAMENTAL THEORY AND APPLICATIONS, 2002, 49 (09) :1354-1360

[5] A 6b 600MHz 10mW ADC array in digital 90nm CMOS [J].

Draxelmayr, D .

2004 IEEE INTERNATIONAL SOLID-STATE CIRCUITS CONFERENCE, DIGEST OF TECHNICAL PAPERS, 2004, 47 :264-265

[6] General analysis on the impact of phase-skew in time-interleaved ADCs [J].

El-Chammas, Manar ;

Murmann, Boris .

PROCEEDINGS OF 2008 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-10, 2008, :17-20

[7] A background sample-time error calibration technique using random data for wide-band high-resolution time-interleaved ADCs [J].

Haftbaradaran, Afshin ;

Martin, Kenneth W. .

IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2008, 55 (03) :234-238

[8] Blind calibration of timing offsets for four-channel time-interleaved ADCs [J].

Huang, Steven ;

Levy, Bernard C. .

IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2007, 54 (04) :863-876

[9]

JAMAL SM, 2001, THESIS U CALIFORNIA

[10]

Poulton K, 2003, ISSCC DIG TECH PAP I, V46, P318

← 1 2 →