A 0.18 μm dual-gate CMOS model for the design of 2.4 GHz low noise amplifier

被引:0
|
作者
Liang, Kung-Hao [1 ]
Chan, Yi-Jen [1 ]
机构
[1] Natl Cent Univ, Dept Elect Engn, Chungli 32054, Taiwan
来源
2006 IEEE RADIO FREQUENCY INTEGRATED CIRCUITS (RFIC) SYMPOSIUM, DIGEST OF PAPERS | 2006年
关键词
dual-gate; CMOS; BSIM; low-noise amplifier;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
A dual-gate TSNIC 0.18 mu m gate-length n-MOS has been measured and characterized. The modified dual-gate large-signal model consists of two intrinsic, single-gate conventional BSIM3v3 nonlinear models and the passive network is proposed representing the device parasitic effects. This large-signal rf model includes the required passive components to fit the device dc and rf characteristics. The extrinsic elements of capacitance and inductance are calculated from the three-port S-parameters. Good agreement has been obtained between the simulation results of the equivalent circuit model and the measured data up to 15 GHz. In order to verify this modified model, a 2.4 GHz dual-gate low noise amplifier was designed based on this modified model. The LNA measurement results are consistent with the simulations, which demonstrate that the cascode-type dual-gate CMOS model can be applied for microwave circuit design.
引用
收藏
页码:353 / +
页数:2
相关论文
共 50 条
  • [21] A 3-mW concurrent 2.4/5.2-GHz dual-band low-noise amplifier for WLAN applications in 0.18-μm CMOS technology
    Lee, TH
    Lin, YS
    MICROWAVE AND OPTICAL TECHNOLOGY LETTERS, 2004, 42 (04) : 287 - 292
  • [22] A 5.25-GHz low noise amplifier for WMAN applications in a 0.18-μ m CMOS technology
    Kalantari, F
    Masoumi, N
    Saeidi, R
    17TH ICM 2005: 2005 INTERNATIONAL CONFERENCE ON MICROELECTRONICS, PROCEEDINGS, 2005, : 122 - 127
  • [23] Design and Performance Measure of 5.4 GHZ CMOS Low Noise Amplifier using Current Reuse Technique in 0.18μm Technology
    Shankar, S. Udaya
    Dhas, M. Davidson Kamala
    GRAPH ALGORITHMS, HIGH PERFORMANCE IMPLEMENTATIONS AND ITS APPLICATIONS (ICGHIA 2014), 2015, 47 : 135 - 143
  • [24] A 2-10 GHz Ultra-Wideband Common-Gate Low Noise Amplifier using Body Bias Technique in 0.18 μm CMOS
    Mubashir, Syed
    Singh, Vikram
    PROCEEDINGS OF 2ND INTERNATIONAL CONFERENCE ON 2017 DEVICES FOR INTEGRATED CIRCUIT (DEVIC), 2017, : 541 - 545
  • [25] High Gain 2.4 GHz CMOS Low Noise Amplifier for Wireless Sensor Network Applications
    Murad, S. A. Z.
    Ismail, R. C.
    Isa, M. N. M.
    Ahamd, M. F.
    Han, W. B.
    2013 IEEE INTERNATIONAL RF AND MICROWAVE CONFERENCE (RFM), 2013, : 39 - 41
  • [26] A X/Ku-Band Broadband Low Noise Amplifier in 0.18 μm CMOS
    Zhang, Ziyu
    Xu, Leijun
    2021 THE 6TH INTERNATIONAL CONFERENCE ON INTEGRATED CIRCUITS AND MICROSYSTEMS (ICICM 2021), 2021, : 193 - 196
  • [27] A 2.4-GHz 0.18-μm CMOS self-biased cascode power amplifier
    Sowlati, T
    Leenaerts, DMW
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2003, 38 (08) : 1318 - 1324
  • [28] A 0.18μm CMOS low noise amplifier using a current reuse technique for 3.1-10.6 GHz UWB receivers
    王春华
    万求真
    半导体学报, 2011, 32 (08) : 74 - 79
  • [29] 23-GHz low-noise amplifier using parallel feedback in 0.18-μm CMOS
    Frank, BM
    Hossain, MM
    Antar, YMM
    MICROWAVE AND OPTICAL TECHNOLOGY LETTERS, 2005, 45 (04) : 309 - 312
  • [30] A miniaturized 2.4-GHz CMOS low-noise amplifier using a gate-source coupling technique
    Kim, Taewon
    Lee, Changhyun
    Park, Changkun
    MICROWAVE AND OPTICAL TECHNOLOGY LETTERS, 2014, 56 (08) : 1836 - 1838