Balancing QCA logic gates under image charge neutralization

被引:2
|
作者
Lusth, JC [1 ]
机构
[1] Univ Arkansas, Dept Comp Sci & Comp Engn, Fayetteville, AR 72701 USA
关键词
D O I
10.1109/NANO.2002.1032262
中图分类号
O7 [晶体学];
学科分类号
0702 ; 070205 ; 0703 ; 080501 ;
摘要
Quantum-dot cellular automata (QCA), devices for computing through energy relaxation via quantum mechanical effects, promise high speed, very low power, and extremely high density. Steady progress has been made in implementing QCA; a small binary logic device has recently been manufactured and its logical switching behavior demonstrated. However, computation with hierarchical assemblies of primitive logic devices has not yet been demonstrated. Earlier work has shown that the four ground states of the originally proposed automata for implementing AND and OR are at slightly different energy levels. Because of this, certain combinations of these gates relax to ground states that encode an incorrect computation. A previously proposed construct, which essentially computes all four ground states simultaneously and thus evens out the disparities, works well under the idealized charge neutralization scheme originally proposed by the inventors of QCA. Unfortunately, under the more realistic image charge neutralization, the construction has only slightly better characteristics than the original gates and only then when the separation distance between the automaton and the metal layer generating the image charges is rather small.. This paper investigates methods for evening out the disparate ground states in the presence of image charge neutralization. Previously, it was shown that the more symmetric the automaton, the better its computational behavior under image charge neutralization. It is shown that adding symmetry also reduces the disparity in ground states and a new construct for balancing QCA logic gates is presented.
引用
收藏
页码:347 / 350
页数:4
相关论文
共 50 条
  • [31] A tetrastable naphthalenediimide: anion induced charge transfer, single and double electron transfer for combinational logic gates
    Ajayakumar, M. R.
    Hundal, Geeta
    Mukhopadhyay, Pritam
    CHEMICAL COMMUNICATIONS, 2013, 49 (70) : 7684 - 7686
  • [32] Inherent Charge-Sharing-Free Dynamic Logic Gates Employing Transistors With Multiple Independent Inputs
    Trommer, Jens
    Simon, Maik
    Slesazeck, Stefan
    Weber, Walter M.
    Mikolajick, Thomas
    IEEE JOURNAL OF THE ELECTRON DEVICES SOCIETY, 2020, 8 : 740 - 747
  • [33] A Difference-Equation-Based Robust Image Encryption Scheme with Chaotic Permutations and Logic Gates
    Annaby, M. H.
    Ayad, H. A.
    Rushdi, M. A.
    JOURNAL OF MATHEMATICAL IMAGING AND VISION, 2022, 64 (08) : 855 - 868
  • [34] Surface charge tuneable fluorescent protein-based logic gates for smart delivery of nucleic acids
    Zhao, Kunli
    Tang, Yu
    Wang, Zhen
    Zhang, Juan
    Lei, Chunyang
    Wang, Honghui
    Li, Hao
    Huang, Yan
    Nie, Zhou
    Yao, Shouzhuo
    CHEMICAL COMMUNICATIONS, 2017, 53 (82) : 11326 - 11329
  • [35] A novel single-event-hardened charge pump using cascode voltage switch logic gates
    Yang, Zhizhan
    Xie, Xiaodong
    Fan, Xue
    Ren, Yubo
    MICROELECTRONICS RELIABILITY, 2018, 91 : 269 - 277
  • [36] Eliminating Charge Sharing in Clocked Logic Gates on the Device Level Employing Transistors with Multiple Independent Inputs
    Trommer, Jens
    Simon, Maik
    Slesazeck, Stefan
    Weber, Walter M.
    Mikolajick, Thomas
    49TH EUROPEAN SOLID-STATE DEVICE RESEARCH CONFERENCE (ESSDERC 2019), 2019, : 134 - 137
  • [37] Droplet-based logic gates simulation of viscoelastic fluids under electric field
    F. P Santos
    G. Tryggvason
    G. G. S. Ferreira
    Scientific Reports, 14
  • [39] A Difference-Equation-Based Robust Image Encryption Scheme with Chaotic Permutations and Logic Gates
    M. H. Annaby
    H. A. Ayad
    M. A. Rushdi
    Journal of Mathematical Imaging and Vision, 2022, 64 : 855 - 868
  • [40] Reliability Analysis of Nano-CMOS Logic Gates Under Process Induced Variations
    Vemuru, Srinivasa
    Vittala, Sandeep
    NAECON 2018 - IEEE NATIONAL AEROSPACE AND ELECTRONICS CONFERENCE, 2018, : 350 - 355