Balancing QCA logic gates under image charge neutralization

被引:2
|
作者
Lusth, JC [1 ]
机构
[1] Univ Arkansas, Dept Comp Sci & Comp Engn, Fayetteville, AR 72701 USA
关键词
D O I
10.1109/NANO.2002.1032262
中图分类号
O7 [晶体学];
学科分类号
0702 ; 070205 ; 0703 ; 080501 ;
摘要
Quantum-dot cellular automata (QCA), devices for computing through energy relaxation via quantum mechanical effects, promise high speed, very low power, and extremely high density. Steady progress has been made in implementing QCA; a small binary logic device has recently been manufactured and its logical switching behavior demonstrated. However, computation with hierarchical assemblies of primitive logic devices has not yet been demonstrated. Earlier work has shown that the four ground states of the originally proposed automata for implementing AND and OR are at slightly different energy levels. Because of this, certain combinations of these gates relax to ground states that encode an incorrect computation. A previously proposed construct, which essentially computes all four ground states simultaneously and thus evens out the disparities, works well under the idealized charge neutralization scheme originally proposed by the inventors of QCA. Unfortunately, under the more realistic image charge neutralization, the construction has only slightly better characteristics than the original gates and only then when the separation distance between the automaton and the metal layer generating the image charges is rather small.. This paper investigates methods for evening out the disparate ground states in the presence of image charge neutralization. Previously, it was shown that the more symmetric the automaton, the better its computational behavior under image charge neutralization. It is shown that adding symmetry also reduces the disparity in ground states and a new construct for balancing QCA logic gates is presented.
引用
收藏
页码:347 / 350
页数:4
相关论文
共 50 条
  • [1] Priority Encoder using reversible logic gates in QCA
    Sen, Riya
    Das, Sandip
    Mazumder, Gitika Guha
    Yadav, Priyanka
    Neogy, Ballary
    Pandey, Rohit
    Sharma, Shalu
    Jana, Biswajit
    2017 8TH IEEE ANNUAL INFORMATION TECHNOLOGY, ELECTRONICS AND MOBILE COMMUNICATION CONFERENCE (IEMCON), 2017, : 319 - 323
  • [2] Design and Simulation of Innovative QCA Quaternary Logic Gates
    Akbari-Hasanjani, Reza
    Sabbaghi-Nadooshan, Reza
    ADVANCED THEORY AND SIMULATIONS, 2021, 4 (09)
  • [3] CHARACTERIZATION, TEST AND LOGIC SYNTHESIS OF NOVEL CONSERVATIVE AND REVERSIBLE LOGIC GATES FOR QCA
    Das, Kunal
    De, Debashis
    INTERNATIONAL JOURNAL OF NANOSCIENCE, 2010, 9 (03) : 201 - 214
  • [4] QCA Implementation of Arithmetic Unit using Reversible Logic Gates
    Mangalam, H.
    Sakthivel, V
    Roupesh, R.
    Sreeja, P.
    2024 7TH INTERNATIONAL CONFERENCE ON DEVICES, CIRCUITS AND SYSTEMS, ICDCS 2024, 2024, : 163 - 168
  • [5] Design and analysis of area efficient QCA based reversible logic gates
    Singh, Gurmohan
    Sarin, R. K.
    Raj, Balwinder
    MICROPROCESSORS AND MICROSYSTEMS, 2017, 52 : 59 - 68
  • [6] NEW EFFICIENT DESIGNS OF REVERSIBLE LOGIC GATES AND CIRCUITS IN THE QCA TECHNOLOGY
    Rezaei, Abbas
    ENGINEERING REVIEW, 2019, 39 (01) : 47 - 59
  • [7] Quantum Dot Cellular Automata (QCA) design for the realization of basic logic gates
    Kavitha, S. S.
    Kaulgud, Narasimha
    2017 INTERNATIONAL CONFERENCE ON ELECTRICAL, ELECTRONICS, COMMUNICATION, COMPUTER, AND OPTIMIZATION TECHNIQUES (ICEECCOT), 2017, : 314 - 317
  • [8] Effective Design of Logic Gates and Circuit Using Quantum Cellular Automata (QCA)
    Balakrishnan, Libi
    Godhavari, Thiagarajan
    Kesavan, Sujatha
    2015 INTERNATIONAL CONFERENCE ON ADVANCES IN COMPUTING, COMMUNICATIONS AND INFORMATICS (ICACCI), 2015, : 457 - 462
  • [9] Robust and efficient QCA cell-based nanostructures of elementary reversible logic gates
    Abutaleb, M. M.
    JOURNAL OF SUPERCOMPUTING, 2018, 74 (11): : 6258 - 6274
  • [10] Robust and efficient QCA cell-based nanostructures of elementary reversible logic gates
    M. M. Abutaleb
    The Journal of Supercomputing, 2018, 74 : 6258 - 6274