An Efficient Fault Diagnosis and Localization Algorithm for Successive-Approximation Analog to Digital Converters

被引:0
作者
Melkumyan, T. [1 ]
Harutyunyan, G. [1 ]
Shoukourian, S. [1 ]
Vardanian, V. [1 ]
Zorian, Y. [1 ]
机构
[1] Synopsys, Mountain View, CA 94043 USA
来源
PROCEEDINGS OF IEEE EAST-WEST DESIGN & TEST SYMPOSIUM (EWDTS 2013) | 2013年
关键词
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
In this paper, we have proposed an efficient fault diagnosis and localization algorithm for Successive-Approximation Register Analog to Digital Converters (SAR ADCs). A wide range of faults on ADC analog and digital parts, as well as faults on input signals are considered. The proposed algorithm uses a built-in self-test (BIST), which implies at-speed test of an ADC using histogram method. After the test is completed, the data collected during production test is stored in a memory and in special registers. Based on this information, fault diagnosis and localization of ADC faults are done.
引用
收藏
页数:4
相关论文
共 7 条
  • [1] Implementation of a linear histogram BIST for ADCs
    Azaïs, F
    Bernard, S
    Bertrand, Y
    Renovell, M
    [J]. DESIGN, AUTOMATION AND TEST IN EUROPE, CONFERENCE AND EXHIBITION 2001, PROCEEDINGS, 2001, : 590 - 595
  • [2] AZAIS F, 2000, IEEE EUR TEST WORKSH, P129
  • [3] Baker R. J., 2010, CMOS CIRCUIT DESIGN
  • [4] Kester W., 2004, Analog-digital conversion
  • [5] Kosonocky S., 1999, DIGITAL SIGNAL PROCE
  • [6] Ohletz M.J., 1991, ETC 91, P307
  • [7] RENOVELL M, 2000, IEEE VLSI TEST S, P247