Process challenges in CMOS FEOL for 32nm node

被引：0
|
作者：
Wang, Guohua [1 ]
Wu, Hanming [1 ]
机构：
[1] SMIC, Beijing 100176, Peoples R China
来源：
2008 9TH INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED-CIRCUIT TECHNOLOGY, VOLS 1-4 | 2008年
关键词：
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
With the navigation of ITRS, 32nm technology node will be introduced around 2009.(1) Scaling of CMOS devices from 45nm to 32nm node has come across significant barriers. In order to overcome these pitch-scaling induced barriers, it is demanded to integrate the most advanced process technologies into the product manufacturing. This paper will review and discuss new technology applications, which would be potentially integrated into the front end of line (FEOL) of 32nm node. Some examples are discussed in the following areas: double patteming,(2) direct silicon bonding (DSB), hybrid orientation substrate technology,(3) Metal/High-K (MHK) gate stacks, stress technologies and ultra-shallow junction (USJ).
引用
收藏
页码：1126 / 1129
页数：4
相关论文
共 50 条
  • [21] Low Voltage 7T SRAM cell in 32nm CMOS Technology Node
    Rawat, Bhawna
    Gupta, Kirti
    Goel, Nidhi
    2018 INTERNATIONAL CONFERENCE ON COMPUTING, POWER AND COMMUNICATION TECHNOLOGIES (GUCON), 2018, : 231 - 234
  • [22] Analysis of BTI Induced Input Buffer Aging Based on 32nm CMOS Process
    Shi, Jinmei
    Cai, Jiajing
    Wu, Henan
    2021 13TH INTERNATIONAL CONFERENCE ON COMMUNICATION SOFTWARE AND NETWORKS (ICCSN 2021), 2021, : 99 - 103
  • [23] Fullerene resist materials for the 32nm node and beyond
    Gibbons, Francis P.
    Robinson, Alex P. G.
    Palmer, Richard E.
    Diegoli, Sara
    Manickam, Mayandithevar
    Preece, Jon A.
    ADVANCED FUNCTIONAL MATERIALS, 2008, 18 (13) : 1977 - 1982
  • [24] The challenges and progress of USJ formation & process integration for 32nm technology and beyond
    Tseng, Hsing-Huang
    Kalra, Pankaj
    Oh, Jungwoo
    Majhi, Prashant
    Liu, Tsu-Jae King
    Jammy, Raj
    EXTENDED ABSTRACTS 2008 INTERNATIONAL WORKSHOP ON JUNCTION TECHNOLOGY, 2008, : 3 - 6
  • [25] Environmental challenges for 45-nm and 32-nm node CMOS logic
    Boyd, Sarah
    Dornfeld, David
    Krishnan, Nikhil
    Moalem, Mehran
    PROCEEDINGS OF THE 2007 IEEE INTERNATIONAL SYMPOSIUM ON ELECTRONICS & THE ENVIRONMENT, CONFERENCE RECORD, 2007, : 102 - +
  • [26] A 193 nm microscope for CD metrology for the 32nm node and beyond
    Bodermann, Bernd
    Li, Zhi
    Pilarski, Frank
    Bergmann, Detlef
    26TH EUROPEAN MASK AND LITHOGRAPHY CONFERENCE, 2010, 7545
  • [27] 32nm node USJ implant & annealing options
    Borland, John O.
    15TH IEEE INTERNATIONAL CONFERENCE ON ADVANCED THERMAL PROCESSING OF SEMICONDUCTORS - RTP 2007, 2007, : 181 - +
  • [28] Patterning Performance of Hyper NA Immersion Lithography for 32nm Node Logic Process
    Takahata, Kazuhiro
    Kajiwara, Masanari
    Kitamura, Yosuke
    Ojima, Tomoko
    Satake, Masaki
    Fujise, Hiroharu
    Seino, Yuriko
    Ema, Tatsuhiko
    Takakuwa, Manabu
    Nakagawa, Shinichiro
    Kono, Takuya
    Asano, Masafumi
    Kyo, Suigen
    Nomachi, Akiko
    Harakawa, Hideaki
    Ishida, Tatsuya
    Hasegawa, Shunsuke
    Miyashita, Katsura
    Murakami, Takashi
    Nagahara, Seiji
    Takeda, Kazuhiro
    Mimotogi, Shoji
    Inoue, Soichi
    LITHOGRAPHY ASIA 2008, 2008, 7140
  • [29] RET application in 45nm node and 32nm node contact hole dry ArF lithography process development
    Miao, Xiangqun
    Xu, Xumou
    Chen, Yongmei
    Ordonio, Chris
    Bencher, Chris
    Ngai, Chris
    OPTICAL MICROLITHOGRAPHY XX, PTS 1-3, 2007, 6520
  • [30] Design of Triple-Node-Upset Self-Recovery Latch in 32nm CMOS Technology
    Huang Z.-F.
    Pan S.-J.
    Cao J.-F.
    Song T.
    Ouyang Y.-M.
    Liang H.-G.
    Ni T.-M.
    Lu Y.-C.
    Tien Tzu Hsueh Pao/Acta Electronica Sinica, 2021, 49 (02): : 394 - 400
12345