Micro programmable built-in self repair for SRAMs

被引：7
|
作者：
Zappa, R [1 ]
Selva, C [1 ]
Rimondi, D [1 ]
Torelli, C [1 ]
Crestan, M [1 ]
Mastrodomenico, G [1 ]
Albani, L [1 ]
机构：
[1] STMicroelect, I-20041 Agrate Brianza, Italy
来源：
RECORDS OF THE 2004 IEEE INTERNATIONAL WORKSHOP ON MEMORY TECHNOLOGY, DESIGN AND TESTING | 2004年
关键词：
D O I：
10.1109/MTDT.2004.1327987
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
A Built-In Self Repair (BISR) machine is herewith proposed, able to test at speed and repair embedded Static Random Access Memories. Unlike the common approach to blow laser-fuse registers, here the repair operation is completely accomplished by the BISR machine, with no external intervene. The information related to the repair operation is stored into an on-chip FLASH memory. The machine is user programmable, since it can test memories of different capacity, architecture and aspect ratio, with up to four test algorithms and two test flows. An "industrial" test flow is intended for production; while, in case of failure, a more complex "screening flow" allows to distinguish whether the unsuccessful repair operation is due to exceeded redundancy capacity or to faulty FLASH programming. This system is aimed to enhance test diagnostic capability and to improve production yield of devices which it is connected to, by-passing the actual losses in time and resources of currently used laser-fuse approach.
引用
收藏
页码：72 / 77
页数：6
相关论文
共 50 条
  • [1] A simple Built-In Self Test for dual ported SRAMs
    Truong, K
    RECORDS OF THE 2000 IEEE INTERNATIONAL WORKSHOP ON MEMORY TECHNOLOGY, DESIGN AND TESTING, 2000, : 79 - 84
  • [2] Programmable deterministic Built-In Self-Test
    Hakmi, Abdul-Wahid
    Wunderlich, Hans-Joachim
    Zoellin, Christian G.
    Glowatz, Andreas
    Hapke, Friedrich
    Schloeffel, Juergen
    Souef, Laurent
    2007 IEEE INTERNATIONAL TEST CONFERENCE, VOLS 1 AND 2, 2007, : 476 - +
  • [3] On programmable memory built-in self test architectures
    Zarrineh, K
    Upadhyaya, SJ
    DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION 1999, PROCEEDINGS, 1999, : 708 - 713
  • [4] Survey on built-in self-test and built-in self-repair of embedded memories
    Jiang, Jian-Hui
    Zhu, Wei-Guo
    Tongji Daxue Xuebao/Journal of Tongji University, 2004, 32 (08): : 1050 - 1056
  • [5] A programmable built-in self-test for embedded DRAMs
    Banerjee, S
    Chowdhury, DR
    Bhattacharya, BB
    2005 IEEE INTERNATIONAL WORKSHOP ON MEMORY TECHNOLOGY, DESIGN, AND TESTING - PROCEEDINGS, 2005, : 58 - 63
  • [6] A programmable built-in self-diagnosis for embedded SRAM
    Selva, C
    Torelli, C
    Rimondi, D
    Zappa, R
    Corbani, S
    Mastrodomenico, G
    Albani, L
    RECORDS OF THE 2004 IEEE INTERNATIONAL WORKSHOP ON MEMORY TECHNOLOGY, DESIGN AND TESTING, 2004, : 84 - 89
  • [7] Selective Algorithms for Built-In Self-Test and Self-Diagnosis in Embedded SRAMS
    Palanichamy, Manikandan
    Mohammad, Areef
    Larsen, Bjorn B.
    Hahanov, Vladimir
    JOURNAL OF LOW POWER ELECTRONICS, 2015, 11 (04) : 541 - 551
  • [8] Built-in Self-Repair in a 3D Die Stack Using Programmable Logic
    Nepal, Kundan
    Shen, Xi
    Dworak, Jennifer
    Manikas, Theodore
    Bahar, R. Iris
    PROCEEDINGS OF THE 2013 IEEE INTERNATIONAL SYMPOSIUM ON DEFECT AND FAULT TOLERANCE IN VLSI AND NANOTECHNOLOGY SYSTEMS (DFTS), 2013, : 243 - 248
  • [9] Low-Power Built-In Self-Test Techniques for Embedded SRAMs
    Lu, Shyue-Kung
    Hsiao, Yuang-Cheng
    Liu, Chia-Hsiu
    Yang, Chun-Lin
    VLSI DESIGN, 2007,
  • [10] On the Feasibility of Built-in Self Repair for Logic Circuits
    Koal, Tobias
    Scheit, Daniel
    Schoelzel, Mario
    Vierhaus, Heinrich T.
    2011 IEEE INTERNATIONAL SYMPOSIUM ON DEFECT AND FAULT TOLERANCE IN VLSI AND NANOTECHNOLOGY SYSTEMS (DFT), 2011, : 316 - 324
12345