Approximate processing for low-power digital filtering using variable canonic signed digit coefficients

被引：3

作者：

Kim, YW

Yang, YM

Yoo, JT

Kim, SW

机构：

[1] Korea Univ, Sch Elect Engn, Sungbuk Ku, Seoul 136701, South Korea

[2] Anyang Univ, Dept Elect Engn, Anyang Shi, Kyonggi Do, South Korea

来源：

ELECTRONICS LETTERS | 2000年 / 36卷 / 01期

关键词：

D O I：

10.1049/el:20000050

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

An alternative approximate processing method which dynamically adjusts the precision of the canonic signed digit (CSD) coefficients is proposed. This proposed method employs a two-stage search for finding approximated values of CSD coefficients. Experimental results show that the number of additions is reduced to 29.4%, 11.8%, and 3.9% for each approximation level.

引用

页码：11 / 13

页数：3

共 50 条

[21] A Low-Power DNN Accelerator With Mean-Error-Minimized Approximate Signed Multiplier
Du, Laimin
Ni, Leibin
Liu, Xiong
Peng, Guanqi
Li, Kai
Mao, Wei
Yu, Hao
IEEE OPEN JOURNAL OF CIRCUITS AND SYSTEMS, 2024, 5 : 57 - 68
[22] Adaptive error-cancellation for low-power digital filtering
Wang, L
Shanbhag, NR
CONFERENCE RECORD OF THE THIRTY-FOURTH ASILOMAR CONFERENCE ON SIGNALS, SYSTEMS & COMPUTERS, 2000, : 1702 - 1706
[23] Waveform coding for low-power digital filtering of speech data
Wassner, M
Kaeslin, H
Felber, N
Fichtner, W
IEEE TRANSACTIONS ON SIGNAL PROCESSING, 2003, 51 (06) : 1656 - 1661
[24] Low-power digital filtering based on the logarithmic number system
Basetas, Ch.
Kouretas, I.
Paliouras, V.
INTEGRATED CIRCUIT AND SYSTEM DESIGN: POWER AND TIMING MODELING, OPTIMIZATION AND SIMULATION, 2007, 4644 : 546 - +
[25] Low-power digital filtering using multiple voltage distribution and adaptive voltage scaling
Dhar, Sandeep
Maksimovic, Dragan
Proceedings of the International Symposium on Low Power Electronics and Design, Digest of Technical Papers, 2000, : 207 - 209
[26] Low-power digital filtering using multiple voltage distribution and adaptive voltage scaling
Dhar, S
Maksimovic, D
ISLPED '00: PROCEEDINGS OF THE 2000 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, 2000, : 207 - 209
[27] A low-power digital processing circuit for capacitive accelerometer
Zhu, Zhongyi
Liu, Yidong
Jin, Zhonghe
PROCEEDINGS OF THE INSTITUTION OF MECHANICAL ENGINEERS PART N-JOURNAL OF NANOMATERIALS NANOENGINEERING AND NANOSYSTEMS, 2013, 227 (02) : 51 - 55
[28] Inexact Computing Using Probabilistic Circuits: Ultra Low-Power Digital Processing
Kim, Jaeyoon
Tiwari, Sandip
ACM JOURNAL ON EMERGING TECHNOLOGIES IN COMPUTING SYSTEMS, 2014, 10 (02)
[29] Low-Power Ternary Multiplication Using Approximate Computing
Nagesh, Gode
Sumalatha, Madipalli
2024 INTERNATIONAL CONFERENCE ON SOCIAL AND SUSTAINABLE INNOVATIONS IN TECHNOLOGY AND ENGINEERING, SASI-ITE 2024, 2024, : 208 - 212
[30] Low-Power Ternary Multiplication Using Approximate Computing
Kim, Sunmean
Kang, Yesung
Baek, Seunghan
Choi, Youngchang
Kang, Seokhyeong
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2021, 68 (08) : 2947 - 2951

← 1 2 3 4 5 →