共 50 条
- [11] Approximate Arithmetic for Low-Power Image Median Filtering Circuits, Systems, and Signal Processing, 2015, 34 : 3191 - 3219
- [12] A Low-Power Recurrence-Based Radix 4 Divider Using Signed-Digit Addition 2019 IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI (ISVLSI 2019), 2019, : 392 - 397
- [14] A Novel High-Speed Low-Power Binary Signed-Digit Adder 2012 16TH CSI INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE AND DIGITAL SYSTEMS (CADS), 2012, : 70 - 74
- [15] Analysis of power-accuracy trade-off in digital signal processing applications using low-power approximate adders IET COMPUTERS AND DIGITAL TECHNIQUES, 2021, 15 (02): : 97 - 111
- [16] A low-power FIR filter using combined residue and radix-2 signed-digit representation DSD 2005: 8TH EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN, PROCEEDINGS, 2005, : 42 - 47
- [17] Low-power digital filtering via soft DSP 2000 IEEE INTERNATIONAL CONFERENCE ON ACOUSTICS, SPEECH, AND SIGNAL PROCESSING, PROCEEDINGS, VOLS I-VI, 2000, : 3243 - 3246
- [18] Reduced precision redundancy for low-power digital filtering CONFERENCE RECORD OF THE THIRTY-FIFTH ASILOMAR CONFERENCE ON SIGNALS, SYSTEMS AND COMPUTERS, VOLS 1 AND 2, 2001, : 148 - 152
- [20] Design and VLSI architecture and implementation of wave digital filters using short signed digit coefficients IEE PROCEEDINGS-CIRCUITS DEVICES AND SYSTEMS, 1996, 143 (05): : 259 - 266