Double gate-MOSFET subthreshold circuit for ultralow power applications

被引:45
|
作者
Kim, JJ [1 ]
Roy, K
机构
[1] IBM Corp, TJ Watson Res Ctr, Yorktown Hts, NY 10598 USA
[2] Purdue Univ, Sch Elect & Comp Engn, W Lafayette, IN 47907 USA
关键词
CMOS subthreshold logic; double gate (DG)-MOSFET; leakage current; subthreshold slope; ultralow power;
D O I
10.1109/ted.2004.833965
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
In this paper, we propose MOSFETs that are suitable for subthreshold digital circuit operations. The MOSFET subthreshold circuit would use subthreshold leakage current as the operating current to achieve ultralow power consumption when speed is not of utmost importance. We derive the theoretical limit of delay and energy consumption in MOSFET subthreshold circuit, and show that devices that have an ideal subthreshold slope are optimal for subthreshold operations due to the smaller gate capacitance, as well as the higher current. The analysis suggests that a double gate (DG)-MOSFET is promising for subthreshold operations due to its near-ideal subthreshold slope. The results of our investigation into the optimal device characteristics for DG-MOSFET subthreshold operation show that devices with longer channel length (compared to minimum gate length) can be used for robust subthreshold operation without any loss of performance. In addition, it is shown that the source and drain structure of DG-MOSFET can be simplified for subthreshold operations since source and drain need not be raised to reduce the parasitic resistance.
引用
收藏
页码:1468 / 1474
页数:7
相关论文
共 50 条
  • [41] Simulation Study of the Slope-Channel Double-Gate MOSFET for Low-Power Applications
    Zhang, Maolin
    Guo, Yufeng
    Chen, Jing
    Zhang, Jun
    Yao, Jiafei
    2019 CROSS STRAIT QUAD-REGIONAL RADIO SCIENCE AND WIRELESS TECHNOLOGY CONFERENCE (CSQRWC), 2019,
  • [42] Cylindrical Surrounding Double-Gate MOSFET Based Amplifier: A Circuit Perspective
    Oyedeji, Okikioluwa E.
    Srivastava, Viranjay M.
    2017 INTERNATIONAL CONFERENCE ON INTELLIGENT COMPUTING, INSTRUMENTATION AND CONTROL TECHNOLOGIES (ICICICT), 2017, : 152 - 155
  • [43] A SUBTHRESHOLD CONDUCTION MODEL FOR CIRCUIT SIMULATION OF SUBMICRON MOSFET
    CHAN, PC
    LIU, R
    LAU, SK
    PINTOGUEDES, M
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1987, 6 (04) : 574 - 581
  • [44] An efficient circuit-level power reduction technique for ultralow power applications
    Manisha Guduri
    Amit Krishna Dwivedi
    Sananya Majumder
    Aminul Riya
    Microsystem Technologies, 2019, 25 : 1689 - 1697
  • [45] An efficient circuit-level power reduction technique for ultralow power applications
    Guduri, Manisha
    Dwivedi, Amit Krishna
    Majumder, Sananya
    Riya
    Islam, Aminul
    MICROSYSTEM TECHNOLOGIES-MICRO-AND NANOSYSTEMS-INFORMATION STORAGE AND PROCESSING SYSTEMS, 2019, 25 (05): : 1689 - 1697
  • [46] Subthreshold Performance of Double-gate Accumulation-mode P-channel SOI MOSFET
    Zhang Zhengfan
    Li Zhaoji
    Tan Kaizhou
    Zhang Jiabin
    Li Kaicheng
    2007 5TH INTERNATIONAL CONFERENCE ON MICROWAVE AND MILLIMETER WAVE TECHNOLOGY PROCEEDINGS, 2007, : 647 - +
  • [47] ANALYTICAL MODEL OF SUBTHRESHOLD SWING FOR JUNCTIONLESS DOUBLE GATE MOSFET USING FERROELECTRIC NEGATIVE CAPACITANCE EFFECT
    Jung, Hakkee
    IIUM ENGINEERING JOURNAL, 2023, 24 (01): : 75 - 87
  • [48] Analytic Models for Electric Potential and Subthreshold Swing of the Dual-Material Double-Gate MOSFET
    Xiang, Ping
    Ding, Zhihao
    Hu, Guangxi
    Ri, Hui Chol
    Liu, Ran
    Wang, Lingli
    Zhou, Xing
    2013 IEEE 10TH INTERNATIONAL CONFERENCE ON ASIC (ASICON), 2013,
  • [49] Investigation of Recessed Junctionless Double Gate MOSFET for Radio Frequency Applications
    Ajay
    SILICON, 2020, 12 (12) : 2799 - 2807