Double gate-MOSFET subthreshold circuit for ultralow power applications

被引:45
|
作者
Kim, JJ [1 ]
Roy, K
机构
[1] IBM Corp, TJ Watson Res Ctr, Yorktown Hts, NY 10598 USA
[2] Purdue Univ, Sch Elect & Comp Engn, W Lafayette, IN 47907 USA
关键词
CMOS subthreshold logic; double gate (DG)-MOSFET; leakage current; subthreshold slope; ultralow power;
D O I
10.1109/ted.2004.833965
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
In this paper, we propose MOSFETs that are suitable for subthreshold digital circuit operations. The MOSFET subthreshold circuit would use subthreshold leakage current as the operating current to achieve ultralow power consumption when speed is not of utmost importance. We derive the theoretical limit of delay and energy consumption in MOSFET subthreshold circuit, and show that devices that have an ideal subthreshold slope are optimal for subthreshold operations due to the smaller gate capacitance, as well as the higher current. The analysis suggests that a double gate (DG)-MOSFET is promising for subthreshold operations due to its near-ideal subthreshold slope. The results of our investigation into the optimal device characteristics for DG-MOSFET subthreshold operation show that devices with longer channel length (compared to minimum gate length) can be used for robust subthreshold operation without any loss of performance. In addition, it is shown that the source and drain structure of DG-MOSFET can be simplified for subthreshold operations since source and drain need not be raised to reduce the parasitic resistance.
引用
收藏
页码:1468 / 1474
页数:7
相关论文
共 50 条
  • [31] Compact Subthreshold Current Modeling of Short-Channel Nanoscale Double-Gate MOSFET
    Monga, Udit
    Fjeldly, Tor A.
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2009, 56 (07) : 1533 - 1537
  • [32] MOSFET subthreshold compact modeling with effective gate overdrive
    Lim, Khee Yong
    Zhou, Xing
    2002, Institute of Electrical and Electronics Engineers Inc. (49)
  • [33] ANALYSIS AND IMPLEMENTATION OF SUBTHRESHOLD ADIABATIC LOGIC DESIGN FOR ULTRALOW-POWER APPLICATIONS
    Athreya, Paturi
    Saktivel, S. M.
    Prathiba, A.
    PROCEEDINGS OF THE 2018 SECOND INTERNATIONAL CONFERENCE ON INTELLIGENT COMPUTING AND CONTROL SYSTEMS (ICICCS), 2018, : 1048 - 1054
  • [34] Modelling and simulation of subthreshold behaviour of cylindrical surrounding double gate MOSFET for enhanced electrostatic integrity
    Verma, Jay Hind Kumar
    Haldar, Subhasis
    Gupta, R. S.
    Gupta, Mridula
    SUPERLATTICES AND MICROSTRUCTURES, 2015, 88 : 354 - 364
  • [35] Modeling of short p-channel symmetric double-gate MOSFET for low power circuit simulation
    Ahmed R.U.
    Saha P.
    Period. polytech., Electr. eng. comput. sci., 2020, 1 (106-114): : 106 - 114
  • [36] MOSFET subthreshold compact modeling with effective gate overdrive
    Lim, KY
    Zhou, X
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2002, 49 (01) : 196 - 199
  • [37] Ultra-low power full adder circuit using SOI double-gate MOSFET devices
    Hassoune, I.
    Yang, X.
    O'Connor, I.
    Navarro, D.
    ELECTRONICS LETTERS, 2008, 44 (18) : 1095 - U64
  • [38] High Temperature Gate Drive Circuit for SiC Power MOSFET Application
    Qi, Feng
    Xu, Longya
    Ping, Jing
    Zhao, Guoliang
    Wang, Jiangbo
    2014 IEEE TRANSPORTATION ELECTRIFICATION CONFERENCE AND EXPO (ITEC) ASIA-PACIFIC 2014, 2014,
  • [39] High performance selective buried double gate power MOSFET
    Nigar, Hafsa
    Loan, Sajad A.
    Alharbi, Abdullah G.
    SEMICONDUCTOR SCIENCE AND TECHNOLOGY, 2019, 34 (05)
  • [40] Temperature-compensated CMOS current reference circuit for ultralow-power subthreshold LSIs
    Hirose, Tetsuya
    Asai, Tetsuya
    Amemiya, Yoshihito
    IEICE ELECTRONICS EXPRESS, 2008, 5 (06): : 204 - 210