Effects of solder alloy constitutive relationships on impact force responses of package-level solder joints under ball impact test

被引:41
作者
Yeh, Chang-Lin [1 ]
Lai, Yi-Shao [1 ]
机构
[1] Adv Semicond Engn Inc, Stress Reliabil Lab, Kaohsiung, Taiwan
关键词
solder joint; ball impact test (BIT); ball shear test; transient behavior; finite element analysis;
D O I
10.1007/s11664-006-0173-2
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
The ball impact test was developed as a package-level measure for the board-level drop reliability of solder joints in the sense that it leads to fracturing of solder joints around intermetallics, similar to that from a board-level drop test. We investigated numerically the effects of constitutive relationships of solder alloy on transient structural responses of a single package-level solder joint subjected to ball impact testing. This study focused on the characteristics of the ascending part of the impact force profile. According to the piecewise linear stress-strain curve obtained for the Sn-4Ag-0.5Cu solder alloy, parametric studies were performed by varying either segmental moduli or characteristic stresses of the curve at fixed ratios, with regard to the lack of available rate-dependent material properties of solder alloys.
引用
收藏
页码:1892 / 1901
页数:10
相关论文
共 19 条
[1]   Package to board interconnection shear strength (PBISS): Effect of surface finish, PWB build-up layer and chip scale package structure [J].
Canumalla, S ;
Yang, HD ;
Viswanadham, P ;
Reinikainen, TO .
IEEE TRANSACTIONS ON COMPONENTS AND PACKAGING TECHNOLOGIES, 2004, 27 (01) :182-190
[2]   The mechanics of the solder ball shear test and the effect of shear rate [J].
Chia, JYH ;
Cotterell, B ;
Chai, TC .
MATERIALS SCIENCE AND ENGINEERING A-STRUCTURAL MATERIALS PROPERTIES MICROSTRUCTURE AND PROCESSING, 2006, 417 (1-2) :259-274
[3]   Ductile-to-brittle transition in Sn-Zn solder joints measured by impact test [J].
Date, M ;
Shoji, T ;
Fujiyoshi, M ;
Sato, K ;
Tu, KN .
SCRIPTA MATERIALIA, 2004, 51 (07) :641-645
[4]  
Huang XJ, 2001, ELEC COMP C, P1065
[5]   Experimental studies of board-level reliability of chip-scale packages subjected to JEDEC drop test condition [J].
Lai, YS ;
Yang, PF ;
Yeh, CL .
MICROELECTRONICS RELIABILITY, 2006, 46 (2-4) :645-650
[6]  
LAI YS, 2004, P 6 INT C EL MAT PAC, P56
[7]  
LAI YS, 2005, P 38 INT S MICR PHIL, P199
[8]  
MOON HJ, 2004, P 37 INT S MICR WASH
[9]  
Newman K, 2005, ELEC COMP C, P1194
[10]  
Ou SQ, 2005, ELEC COMP C, P467