Victim management in a cache hierarchy

被引:0
|
作者
Franaszek, P. A.
Lastras-Montano, L. A.
Kunkel, S. R.
Sawdey, A. C.
机构
[1] IBM Corp, Thomas J Watson Res Ctr, Yorktown Hts, NY 10598 USA
[2] IBM Corp, Syst & Technol Grp, Rochester, MN 55901 USA
关键词
D O I
10.1147/rd.504.0507
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
We investigate directions, for exploiting what might be termed pattern locality in a cache hierarchy, based on recording cache discards or victims. An advantage of storing discard decisions is the reduced duplication of pertinent information, as well as the maintenance of information on the current location of discarded lines. Typical caches are designed to exploit combinations of temporal and spatial locality. Temporal locality, the likelihood that recently referenced data will be referenced again, is exploited by LRU-like algorithms. Spatial locality is the property that causes larger cache lines to yield improved miss ratios. Here we consider the exploitation of pattern locality-the property that lines accessed in temporal proximity tend to be re-referenced together. We describe some new cache structures including pattern-recording features, along with their miss ratio and transfer traffic performance as determined via simulations on traces drawn from several benchmark applications. We show that pattern locality information, based on discard statistics, can be useful in enhancing the quality of prefetch decisions.
引用
收藏
页码:507 / 523
页数:17
相关论文
共 50 条
  • [1] Victim management in a cache hierarchy
    Franaszek, Peter A.
    Lastras-Montaño, Luis A.
    Kunkel, Steven R.
    Sawdey, Aaron C.
    IBM Journal of Research and Development, 2006, 50 (4-5): : 507 - 523
  • [2] Configurable Cache Tuning with a Victim Cache
    Navarro, Osvaldo
    Leiding, Tim
    Huebner, Michael
    2015 10TH INTERNATIONAL SYMPOSIUM ON RECONFIGURABLE COMMUNICATION-CENTRIC SYSTEMS-ON-CHIP (RECOSOC), 2015,
  • [3] An Architecture for Victim Cache
    Subha, S.
    PROCEEDINGS OF THE 2016 IEEE 2ND INTERNATIONAL CONFERENCE ON ADVANCES IN ELECTRICAL & ELECTRONICS, INFORMATION, COMMUNICATION & BIO INFORMATICS (IEEE AEEICB-2016), 2016, : 255 - 258
  • [4] An asynchronous victim cache
    Hormdee, D
    Garside, JD
    Furber, SB
    EUROMICRO SYMPOSIUM ON DIGITAL SYSTEM DESIGN, PROCEEDINGS: ARCHITECTURES, METHODS AND TOOLS, 2002, : 4 - 11
  • [5] Level 1 & victim cache management with processor reuse information
    Kwak, JW
    Lee, HB
    Kim, CH
    Shim, SH
    Jhon, CS
    PDPTA '04: PROCEEDINGS OF THE INTERNATIONAL CONFERENCE ON PARALLEL AND DISTRIBUTED PROCESSING TECHNIQUES AND APPLICATIONS, VOLS 1-3, 2004, : 694 - 698
  • [6] Investigation of impact of Victim Cache and Victim Tracer on a fully associative disk cache
    Pendse, R
    Kushanagar, N
    Walterscheidt, U
    1998 MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, PROCEEDINGS, 1999, : 78 - 81
  • [7] Adaptive block management for victim cache by exploiting L1 cache history information
    Kim, CH
    Kwak, JW
    Jhang, ST
    Jhon, CS
    EMBEDDED AND UBIQUITOUS COMPUTING, PROCEEDINGS, 2004, 3207 : 1 - 11
  • [8] Adaptive Cache Management for a combined SRAM and DRAM Cache Hierarchy for Multi-Cores
    Hameed, Fazal
    Bauer, Lars
    Henkel, Joerg
    DESIGN, AUTOMATION & TEST IN EUROPE, 2013, : 77 - 82
  • [9] An Adaptive Victim Cache Scheme
    Navarro, Osvaldo
    Huebner, Michael
    2014 INTERNATIONAL CONFERENCE ON RECONFIGURABLE COMPUTING AND FPGAS (RECONFIG), 2014,
  • [10] Compiler Optimization to Reduce Cache Power with Victim Cache
    Lee, Cheng-Yu
    Chang, Jen-Chieh
    Chang, Rong-Guey
    2012 9TH INTERNATIONAL CONFERENCE ON UBIQUITOUS INTELLIGENCE & COMPUTING AND 9TH INTERNATIONAL CONFERENCE ON AUTONOMIC & TRUSTED COMPUTING (UIC/ATC), 2012, : 841 - 844