A 2T Dual Port Capacitor-Less DRAM

被引：3

作者：

Li, Hui ^{[1
]}

Lin, Yinyin ^{[1
]}

机构：

[1] Fudan Univ, State Key Lab ASIC & Syst, Shanghai 201203, Peoples R China

来源：

IEEE ELECTRON DEVICE LETTERS | 2014年 / 35卷 / 02期

关键词：

Capacitor-less DRAM; embedded memory; two-transistor (2T) cell; floating-body cell; bipolar read; MEMORY; CELL;

D O I：

10.1109/LED.2013.2292586

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

A novel two-transistor (2T) dual port capacitor-less DRAM concept based on bulk floating body is demonstrated for the first time in this letter. The read operation can be performed without disturbance of refresh or write. A novel read method is proposed to improve device performance especially at high temperature. Experimental results show a refresh cycle time of 1.28 s, an initial memory window of 192.84 mu A/mu m, and an initial signal sensing margin of 112.75 mu A/mu m with +/- 5 sigma variations at 85 degrees C. The 2T cell is very promising for high-speed, low-power, and low-cost embedded DRAM application.

引用

页码：187 / 189

页数：3

共 44 条

[21] A New 2T Contact Coupling Gate MTP Memory in Fully CMOS Compatible Process
Lien, Chiu-Wang
Wu, Haw-Yun
Tsai, Cheng-Wei
Huang, Chen-Mei
Chih, Yue-Der
Lee, Te-Liang
Lin, Chrong Jung
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2012, 59 (07) : 1899 - 1905
[22] A 2 kW Gallium Nitride Based Switched Capacitor Three-Port Inverter
Li, Cong
Jiao, Da
Scott, Mark J.
Yao, Chengcheng
Fu, Lixing
Lu, Xintong
Chen, Titus
Li, Jinzhu
Wang, Jin
2013 1ST IEEE WORKSHOP ON WIDE BANDGAP POWER DEVICES AND APPLICATIONS (WIPDA), 2013, : 119 - 124
[23] Capacitorless 2T-DRAM for Higher Retention Time and Sense Margin
Ansari, Md Hasan Raza
Singh, Jawar
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2020, 67 (03) : 902 - 906
[24] Progress in Z2-FET 1T-DRAM: Retention time, writing modes, selective array operation, and dual bit storage
Wan, Jing
Le Royer, Cyrille
Zaslavsky, Alexander
Cristoloveanu, Sorin
SOLID-STATE ELECTRONICS, 2013, 84 : 147 - 154
[25] A low leakage 500 MHz 2T embedded dynamic memory with integrated semi-transparent refresh
Vignon, A.
Cosemans, S.
Maex, K.
Dehaene, W.
SOLID-STATE ELECTRONICS, 2012, 75 : 55 - 62
[26] 2 GHz 2 Mbit 2T Gain Cell Memory Macro With 128 GBytes/sec Bandwidth in a 65 nm Logic Process Technology
Somasekhar, Dinesh
Ye, Yibin Dale
Aseron, Paolo
Lu, Shih-Lien
Khellah, Muhammad M.
Howard, Jason
Ruhl, Greg
Karnik, Tanay
Borkar, Shekhar
De, Vivek K.
Keshavarzi, Ali
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2009, 44 (01) : 174 - 185
[27] MSDRAM, A2RAM and Z2-FET performance benchmark for 1T-DRAM applications
Lacord, Joris
Parihar, Mukta Singh
Navarro, Carlos
Wakam, Francois Tcheme
Bawedin, Maryline
Cristoloveanu, Sorin
Gamiz, Fransisco
Barbe, Jean-Charles
2018 INTERNATIONAL CONFERENCE ON SIMULATION OF SEMICONDUCTOR PROCESSES AND DEVICES (SISPAD 2018), 2018, : 198 - 201
[28] A2RAM compact modeling: From DC to 1T-DRAM memory operation
Wakam, F. Tcheme
Lacord, J.
Bawedin, M.
Martinie, S.
Cristoloveanu, S.
Ghibaudo, G.
Barbe, J. -Ch.
SOLID-STATE ELECTRONICS, 2020, 168
[29] A 2-Port 6T SRAM Bitcell Design with Multi-Port Capabilities at Reduced Area Overhead
Singh, Jawar
Aswar, Dilip S.
Mohanty, Saraju P.
Pradhan, Dhiraj K.
PROCEEDINGS OF THE ELEVENTH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN (ISQED 2010), 2010, : 131 - 138
[30] Recent progress in InGaZnO FETs for high-density 2T0C DRAM applications
Yan, Shengzhe
Cong, Zhaori
Lu, Nianduan
Yue, Jinshan
Luo, Qing
SCIENCE CHINA-INFORMATION SCIENCES, 2023, 66 (10)

← 1 2 3 4 5 →