A Spectral-Correlation-Based Blind Calibration Method for Time-Interleaved ADCs

被引:14
作者
Niu, Han [1 ]
Yuan, Jie [1 ]
机构
[1] Hong Kong Univ Sci & Technol, Elect & Comp Engn Dept, Hong Kong, Peoples R China
关键词
Calibration; Correlation; Timing; Discrete Fourier transforms; Wideband; Hardware; Estimation; Time-interleaved ADC; background calibration; blind estimation; spectral calibration; DIGITAL-BACKGROUND CALIBRATION; MISMATCH; DESIGN; IDENTIFICATION; CONVERSION; CONVERTER;
D O I
10.1109/TCSI.2020.3012142
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
With the quick expansion of signal bandwidth in communication systems, time-interleaved Analog-to-Digital Converters (TI-ADC) provide quick pathway to very high sampling speed. Nonetheless, mismatches among the sub-ADC channels are major performance limiting factors for TI-ADCs. With the scaling of CMOS processes, all-digital background calibration techniques with blind estimation have been actively pursued in recent years to compensate for the mismatches from TI-ADCs. In this paper, a new all-digital background calibration technique is introduced. The technique achieves blind estimation by exploiting the correlation difference between the signal component and the mismatch spurs. This method can process wideband signals and can be implemented with low calibration overhead. The technique is verified with extensive simulations over a 2GS/s 12bit 16-channel ADC. Simulation shows that, with ADC mismatch spurs over -40dBc, the new technique can reliably suppress the spurs to be lower than -80dBc within the duration of about 1.2 x 10(6) samples with a typical wideband OFDM (orthogonal frequency-division multiplexing) signal.
引用
收藏
页码:5007 / 5017
页数:11
相关论文
共 39 条
  • [1] Complex-Valued Signal Processing: The Proper Way to Deal With Impropriety
    Adali, Tulay
    Schreier, Peter J.
    Scharf, Louis L.
    [J]. IEEE TRANSACTIONS ON SIGNAL PROCESSING, 2011, 59 (11) : 5101 - 5125
  • [2] Circularity-based I/Q imbalance compensation in wideband direct-conversion receivers
    Anttila, Lauri
    Valkama, Mikko
    Renfors, Markku
    [J]. IEEE TRANSACTIONS ON VEHICULAR TECHNOLOGY, 2008, 57 (04) : 2099 - 2113
  • [3] TIME INTERLEAVED CONVERTER ARRAYS
    BLACK, WC
    HODGES, DA
    [J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1980, 15 (06) : 1022 - 1029
  • [4] Efficient Digital Background Calibration of Time-Interleaved Pipeline Analog-to-Digital Converters
    Centurelli, Francesco
    Monsurro, Pietro
    Trifiletti, Alessandro
    [J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2012, 59 (07) : 1373 - 1383
  • [5] Dyer Kenneth C., 2018, IEEE Solid-State Circuits Magazine, V10, P61, DOI 10.1109/MSSC.2018.2844609
  • [6] A 12 Bit 1.6 GS/s BiCMOS 2x2 Hierarchical Time-Interleaved Pipeline ADC
    El-Chammas, Manar
    Li, Xiaopeng
    Kimura, Shigenobu
    Maclean, Kenneth
    Hu, Jake
    Weaver, Mark
    Gindlesperger, Matthew
    Kaylor, Scott
    Payne, Robert
    Sestok, Charles K.
    Bright, William
    [J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2014, 49 (09) : 1876 - 1885
  • [7] A 12-GS/s 81-mW 5-bit Time-Interleaved Flash ADC With Background Timing Skew Calibration
    El-Chammas, Manar
    Murmann, Boris
    [J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2011, 46 (04) : 838 - 847
  • [8] General Analysis on the Impact of Phase-Skew in Time-Interleaved ADCs
    El-Chammas, Manar
    Murmann, Boris
    [J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2009, 56 (05) : 902 - 910
  • [9] A digital background calibration technique for time-interleaved analog-to-digital converters
    Fu, DH
    Dyer, KC
    Lewis, SH
    Hurst, PJ
    [J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1998, 33 (12) : 1904 - 1911
  • [10] Gao Y., 2018, ZTE Commun, V16, P23