A Bandwidth Mismatch Optimization Technique in Time-Interleaved Analog-to-Digital Converters

被引：1

作者：

Luo, Jian ^{[1
]}

Li, Jing ^{[1
]}

Wu, Shuangyi ^{[1
]}

Ning, Ning ^{[1
]}

Liu, Yang ^{[1
]}

机构：

[1] Univ Elect Sci & Technol China, State Key Lab Elect Thin Films & Integrated Devic, Shahe Campus 4,Sect 2,North Jianshe Rd, Chengdu 610054, Sichuan, Peoples R China

来源：

JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS | 2019年 / 28卷 / 06期

基金：

中国国家自然科学基金;

关键词：

Bandwidth mismatch; time-interleaved; analog-to-digital converter; randomization technique; simulated annealing algorithm; CALIBRATION; SKEW;

D O I：

10.1142/S0218126619500907

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

In time-interleaved (TI) analog-to-digital converters (ADCs), bandwidth mismatches, caused by the limited bandwidth of input signal traces and sample circuits, seriously deteriorate the spurious-free dynamic range (SFDR) of the system. This paper analyzes the influence of bandwidth mismatch errors under different sampling sequences. Eventually, based on a randomization technique and the simulated annealing algorithm (SAA), a bandwidth mismatch optimization technique is presented that can work well with other bandwidth mismatch calibration methods. The behavior simulation results indicate that an improvement of 7 dB in the SFDR can be achieved with this technique in a 16-channel TI-ADC after timing and gain calibration.

引用

页数：15

共 20 条

[1] High-Speed Time Interleaved ADCs
Buchwald, Aaron
[J]. IEEE COMMUNICATIONS MAGAZINE, 2016, 54 (04) : 71 - 77
[2] Certa A., 2015, AM J APPL SCI, V12, P370, DOI DOI 10.3844/AJASSP.2015.370.381
[3] Devarajan S, 2017, ISSCC DIG TECH PAP I, P288, DOI 10.1109/ISSCC.2017.7870374
[4] Blind Calibration of Timing Skew in Time-Interleaved Analog-to-Digital Converters
Divi, Vijay
Wornell, Gregory W.
[J]. IEEE JOURNAL OF SELECTED TOPICS IN SIGNAL PROCESSING, 2009, 3 (03) : 509 - 522
[5] Fang J, 2015, IEEE CUST INTEGR CIR
[6] Ghanem F, 2012, THESIS IDT
[7] A CMOS 6-Bit 16-GS/s Time-Interleaved ADC Using Digital Background Calibration Techniques
Huang, Chun-Cheng
Wang, Chung-Yi
Wu, Jieh-Tsorng
[J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2011, 46 (04) : 848 - 858
[8] Inter-channel offset and gain mismatch correction for time-interleaved pipelined ADCs
Jalili, Armin
Sayedi, Sayed Masoud
Wikner, J. Jacob
[J]. MICROELECTRONICS JOURNAL, 2011, 42 (01) : 158 - 164
[9] Janssen E, 2013, ISSCC DIG TECH PAP I, V56, P464, DOI 10.1109/ISSCC.2013.6487816
[10] A Sign-Equality-Based Background Timing-Mismatch Calibration Algorithm for Time-Interleaved ADCs
Kang, Hyun-Wook
Hong, Hyeok-Ki
Park, Sanghoon
Kim, Ki-Jin
Ahn, Kwang-Ho
Ryu, Seung-Tak
[J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2016, 63 (06) : 518 - 522

← 1 2 →