Wideband RF Detector Design for High Performance On-Chip Test

A wideband, high dynamic range RF amplitude detector design aimed at on-chip test is presented. Boosting gain and sub-ranging techniques are applied to the detection circuit to increase gain over the full range of input amplitudes without compromising the input impedance. Followed by a variable gain amplifier (VGA) and a 9-bit A/D converter the RF detector system, designed in 65 nm CMOS, achieves in simulation the minimum detectable signal of -58 dBm and 63 dB dynamic range over 0.5 GHz -9 GHz band with input impedance larger than 4 k Omega. The detector is intended for on-chip calibration and the attained specifications put it among the reported state-of-the-art solutions.