共 14 条
- [1] Arumi D., 2013, P 18 IEEE EUR TEST S
- [2] Chen P., P VLSI TEST S 2010
- [3] Chen P., P ATS 2009
- [4] Deutsch S., 2013, P IEEE DATE C 18 22
- [5] Fkih Y, 2013, IEEE INT NEW CIRC
- [6] Hamdioui S., P ATS 2011
- [7] Through silicon vias technology for CMOS image sensors packaging [J]. 58TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE, PROCEEDINGS, 2008, : 556 - 562
- [9] Test Challenges for 3D Integrated Circuits [J]. IEEE DESIGN & TEST OF COMPUTERS, 2009, 26 (05): : 26 - 35
- [10] Comparing Through-Silicon-Via (TSV) Void/Pinhole Defect Self-Test Methods [J]. JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 2012, 28 (01): : 27 - 38