A FIFO-based architecture for high speed image compression

被引：0

作者：

Masoudnia, A ^{[1
]}

Sarbazi-Azad, H ^{[1
]}

Boussakta, S ^{[1
]}

机构：

[1] Univ Teesside, Sch Sci & Technol, Middlesbrough, Cleveland, England

来源：

ICECS 2001: 8TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS, VOLS I-III, CONFERENCE PROCEEDINGS | 2001年

关键词：

D O I：

暂无

中图分类号：

TP18 [人工智能理论];

学科分类号：

081104 ; 0812 ; 0835 ; 1405 ;

摘要：

This paper proposes a novel architecture for high-performance wavelet-based image compression. Primarily performance analysis shows that using the normal implementation technology the proposed architecture can process a real-time video stream of up to 35 frames (512x512 pixels) per second.

引用

页码：221 / 224

页数：4

共 50 条

[41] Parallel image compression circuit for high-speed cameras
Nishikawa, Y
Kawahito, S
Inoue, T
REAL-TIME IMAGING IX, 2005, 5671 : 111 - 122
[42] High-speed lossless compression for angiography image sequences
Kennedy, J
Simms, M
Kearney, E
Dowling, A
Fagan, A
O'Hare, N
MEDICAL IMAGING 2001: VISUALIZATION, DISPLAY, AND IMAGE-GUIDED PROCEDURES, 2001, 4319 : 582 - 589
[43] High speed image compression core for onboard space application
Wang, Huai-Chao
Gu, Xiao-Dong
Chen, Xiao-Min
Yuhang Xuebao/Journal of Astronautics, 2009, 30 (06): : 2297 - 2302
[44] HIGH-SPEED FIFO MEMORY - THEORY AND APPLICATIONS
CHOCHELES, E
SIERRA, R
ELECTRONIC PRODUCTS MAGAZINE, 1983, 25 (13): : 85 - 89
[45] Image compression on spiral architecture
Hintz, T
Wu, Q
CISST'03: PROCEEDING OF THE INTERNATIONAL CONFERENCE ON IMAGING SCIENCE, SYSTEMS AND TECHNOLOGY, VOLS 1 AND 2, 2003, : 201 - 204
[46] Architecture for fractal image compression
Vidya, D
Parthasarathy, R
Bina, TC
Swaroopa, NG
JOURNAL OF SYSTEMS ARCHITECTURE, 2000, 46 (14) : 1275 - 1291
[47] Algorithm-Aware Neural Network Based Image Compression for High-Speed Imaging
Pinkham, Reid
Schmidt, Tanner
Berkovich, Andrew
2020 IEEE INTERNATIONAL CONFERENCE ON ARTIFICIAL INTELLIGENCE AND VIRTUAL REALITY (AIVR 2020), 2020, : 196 - 199
[48] HIGH SPEED FIFO QUEUE FOR VIDEO APPLICATIONS.
Anon
IBM technical disclosure bulletin, 1985, 28 (05): : 2230 - 2231
[49] Algorithmic Based VLSI Architecture of Integrated Image Compression for CMOS Image Sensor
P. Ezhilarasi
P. Nirmalkumar
National Academy Science Letters, 2015, 38 : 49 - 59
[50] Algorithmic Based VLSI Architecture of Integrated Image Compression for CMOS Image Sensor
Ezhilarasi, P.
Nirmalkumar, P.
NATIONAL ACADEMY SCIENCE LETTERS-INDIA, 2015, 38 (01): : 49 - 59

← 1 2 3 4 5 →