A FIFO-based architecture for high speed image compression

被引：0

作者：

Masoudnia, A ^{[1
]}

Sarbazi-Azad, H ^{[1
]}

Boussakta, S ^{[1
]}

机构：

[1] Univ Teesside, Sch Sci & Technol, Middlesbrough, Cleveland, England

来源：

ICECS 2001: 8TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS, VOLS I-III, CONFERENCE PROCEEDINGS | 2001年

关键词：

D O I：

暂无

中图分类号：

TP18 [人工智能理论];

学科分类号：

081104 ; 0812 ; 0835 ; 1405 ;

摘要：

This paper proposes a novel architecture for high-performance wavelet-based image compression. Primarily performance analysis shows that using the normal implementation technology the proposed architecture can process a real-time video stream of up to 35 frames (512x512 pixels) per second.

引用

页码：221 / 224

页数：4

共 50 条

[31] Evaluation of FIFO-based Buffer management algorithms for TCP over guaranteed frame rate service
Elloumi, Omar
Afifi, Hossam
IEEE ATM Workshop, Proceedings, 1998, : 65 - 74
[32] High speed digital smart image sensor with image compression function
Narisawa, S
Masuda, K
Hamamoto, T
PROCEEDINGS OF 2004 IEEE ASIA-PACIFIC CONFERENCE ON ADVANCED SYSTEM INTEGRATED CIRCUITS, 2004, : 128 - 131
[33] A PARALLEL ARCHITECTURE FOR HIGH-SPEED DATA-COMPRESSION
STORER, JA
REIF, JH
JOURNAL OF PARALLEL AND DISTRIBUTED COMPUTING, 1991, 13 (02) : 222 - 227
[34] A super-pixel based on-chip image compression for high speed CMOS image sensors
Mishra, Deepak
Kaur, Amandeep
Sarkar, Mukul
2017 INTERNATIONAL CONFERENCE ON ELECTRON DEVICES AND SOLID-STATE CIRCUITS (EDSSC), 2017,
[35] The Research of Efficient Dual-Port SRAM Data Exchange without Waiting with FIFO-Based Cache
Qianqian, Alfred Ji
Zhao Ping
Cheng Sen
Tan Jingjing
Wei Xu
Wei Yong
WEB INFORMATION SYSTEMS AND MINING, 2010, 6318 : 312 - +
[36] Parallel architecture for high speed fractal image coding
Lee, Shinhaeng
Aso, Hirotomo
Proceedings of the International Symposium on Parallel Architectures, Algorithms and Networks, I-SPAN, 1999, : 88 - 93
[37] A parallel architecture for high speed fractal image coding
Lee, SH
Aso, H
FOURTH INTERNATIONAL SYMPOSIUM ON PARALLEL ARCHITECTURES, ALGORITHMS, AND NETWORKS (I-SPAN'99), PROCEEDINGS, 1999, : 88 - 93
[38] Image Processing VLSI Architecture Based on Data Compression
Hariyama, Masanori
Yoshida, Hisashi
Kameyama, Michitaka
Kobayashi, Yasubiro
2008 51ST MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1 AND 2, 2008, : 430 - +
[39] Spiral Architecture Based Hybrid Fractal Image Compression
Ismail, Mohammed B.
Reddy, T. Bhaskara
Reddy, B. Eswara
2016 INTERNATIONAL CONFERENCE ON ELECTRICAL, ELECTRONICS, COMMUNICATION, COMPUTER AND OPTIMIZATION TECHNIQUES (ICEECCOT), 2016, : 21 - 26
[40] Image compression sensor based on column parallel architecture
Hamamoto, T
Aizawa, K
Hatori, M
COMPUTERS & ELECTRICAL ENGINEERING, 1997, 23 (06) : 463 - 473

← 1 2 3 4 5 →