A Feedback Technique to Compensate for AM-PM Distortion in Linear CMOS Class-F Power Amplifier

被引:9
作者
Kim, Joon Hyung [1 ,2 ]
Park, Chul Soon [1 ]
机构
[1] Korea Adv Inst Sci & Technol, Dept Elect Engn, Taejon 305732, South Korea
[2] Korea Design Ctr, TriQuint, Songnam 463954, Kyungkido, South Korea
基金
新加坡国家研究基金会;
关键词
Cascode amplifier; CMOS; linearization; power amplifier (PA);
D O I
10.1109/LMWC.2014.2341040
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
An amplitude-phase (AM-PM) linearization technique using a direct drain-gate feedback method in a cascode CMOS amplifier is proposed. This technique consists of a series-connected capacitor and an inductor coupling the residue of the RF signal drain. The coupled RF ac signal to gate node of the common gate stage (CG) prevents the CG stage from entering the triode region at a high output power region. In this respect, the parasitic gate-drain capacitance sustains a constant value, achieving an enhancement in linearity. To verify the superior performance of the proposed technique, a CMOS PA was fabricated using a commercial 0.18 mu m process. The experimental results show that the implemented PA delivers a PAE of 34.2% at an output power of 26.7 dBm for a 10 MHz 3G LTE signal at Band 5/8 (824-915 MHz), and has an improved spectral performance of over 5 dBc.
引用
收藏
页码:725 / 727
页数:3
相关论文
共 6 条
  • [1] A Cascode Feedback Bias Technique for Linear CMOS Power Amplifiers in a Multistage Cascode Topology
    Jeon, Hamhee
    Lee, Kun-Seok
    Lee, Ockgoo
    An, Kyu Hwan
    Yoon, Youngchang
    Kim, Hyungwook
    Kobayashi, Kevin W.
    Lee, Chang-Ho
    Kenney, J. Stevenson
    [J]. IEEE TRANSACTIONS ON MICROWAVE THEORY AND TECHNIQUES, 2013, 61 (02) : 890 - 901
  • [2] Modeling and Design Methodology of High-Efficiency Class-F and Class-F-1 Power Amplifiers
    Kim, Joon Hyung
    Do Jo, Gweon
    Oh, Jung Hoon
    Kim, Young Hoon
    Lee, Kwang Chun
    Jung, Jae Ho
    [J]. IEEE TRANSACTIONS ON MICROWAVE THEORY AND TECHNIQUES, 2011, 59 (01) : 153 - 165
  • [3] A 28.3 mW PA-Closed Loop for Linearity and Efficiency Improvement Integrated in a+27.1 dBm WCDMA CMOS Power Amplifier
    Kousai, Shouhei
    Onizuka, Kohei
    Yamaguchi, Takashi
    Kuriyama, Yasuhiko
    Nagaoka, Masami
    [J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2012, 47 (12) : 2964 - 2973
  • [4] A 1.9 GHz CMOS Power Amplifier With Embedded Linearizer to Compensate AM-PM Distortion
    Onizuka, Kohei
    Ishihara, Hiroaki
    Hosoya, Masahiro
    Saigusa, Shigehito
    Watanabe, Osamu
    Otaka, Shoji
    [J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2012, 47 (08) : 1820 - 1827
  • [5] A Watt-Level Stacked-FET Linear Power Amplifier in Silicon-on-Insulator CMOS
    Pornpromlikit, Sataporn
    Jeong, Jinho
    Presti, Calogero D.
    Scuderi, Antonino
    Asbeck, Peter M.
    [J]. IEEE TRANSACTIONS ON MICROWAVE THEORY AND TECHNIQUES, 2010, 58 (01) : 57 - 64
  • [6] A 2.4-GHz 0.18-μm CMOS self-biased cascode power amplifier
    Sowlati, T
    Leenaerts, DMW
    [J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2003, 38 (08) : 1318 - 1324