共 50 条
[41]
AES Hardware Implementation Based on FPGA with Improved Throughput
[J].
ARTIFICIAL INTELLIGENCE AND ONLINE ENGINEERING,
2023, 524
:41-50
[42]
Efficient Hardware Implementation of the LEDAcrypt Decoder
[J].
IEEE ACCESS,
2021, 9
:66223-66240
[43]
Efficient Hardware Implementation of RSA Cryptography
[J].
PROCEEDINGS OF THE 3RD INTERNATIONAL CONFERENCE ON ANTI-COUNTERFEITING, SECURITY, AND IDENTIFICATION IN COMMUNICATION,
2009,
:316-319
[44]
Fast and Efficient Hardware Implementation of HQC
[J].
SELECTED AREAS IN CRYPTOGRAPHY - SAC 2023,
2024, 14201
:297-321
[46]
PSP CO2: An Efficient Hardware Architecture for AES Algorithm for High Throughput
[J].
Wireless Personal Communications,
2015, 85
:305-323