An Area-Efficient and High Throughput Hardware Implementation of Exponent Function

被引:4
作者
Hussain, Muhammad Awais [1 ]
Lin, Shung-Wei [1 ]
Tsai, Tsung-Han [1 ]
机构
[1] Natl Cent Univ, Dept Elect Engn, Taoyuan, Taiwan
来源
2022 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS 22) | 2022年
关键词
Exponent function; VLSI; FPGA; Digital design; Hardware accelerator;
D O I
10.1109/ISCAS48785.2022.9937238
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
In this paper, an area-efficient and high throughput hardware implementation of the exponent function has been proposed. The proposed exponent calculation method eliminates the memory requirements leading to power and area savings. The pipelined hardware implementation results in a high-frequency design with reduced resources usage. The hardware implementation has been performed for Xilinx Virtex-4 FPGA board and TSMC 90nm process node. The throughput of 411.3 Mbps at 115.7 MHz frequency and 711.11 Mbps at 200 MHz frequency can be achieved for FPGA and ASIC design, respectively. The power consumption is 242mW and 6.1 mW for FPGA and ASIC platforms, respectively.
引用
收藏
页码:3369 / 3372
页数:4
相关论文
共 50 条
[41]   AES Hardware Implementation Based on FPGA with Improved Throughput [J].
Cristea, Andreea Cristina Suiu ;
Alexandra, Balan .
ARTIFICIAL INTELLIGENCE AND ONLINE ENGINEERING, 2023, 524 :41-50
[42]   Efficient Hardware Implementation of the LEDAcrypt Decoder [J].
Koleci, Kristjane ;
Santini, Paolo ;
Baldi, Marco ;
Chiaraluce, Franco ;
Martina, Maurizio ;
Masera, Guido .
IEEE ACCESS, 2021, 9 :66223-66240
[43]   Efficient Hardware Implementation of RSA Cryptography [J].
Rahman, Mostafizur ;
Rokon, Iqbalur Rahman ;
Rahman, Miftahur .
PROCEEDINGS OF THE 3RD INTERNATIONAL CONFERENCE ON ANTI-COUNTERFEITING, SECURITY, AND IDENTIFICATION IN COMMUNICATION, 2009, :316-319
[44]   Fast and Efficient Hardware Implementation of HQC [J].
Deshpande, Sanjay ;
Xu, Chuanqi ;
Nawan, Mamuri ;
Nawaz, Kashif ;
Szefer, Jakub .
SELECTED AREAS IN CRYPTOGRAPHY - SAC 2023, 2024, 14201 :297-321
[45]   GS-MDC: High-Speed and Area-Efficient Number Theoretic Transform Design [J].
Geng, Yue ;
Hu, Xiao ;
Wang, Zhongfeng .
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2024, 71 (12) :4974-4978
[46]   PSP CO2: An Efficient Hardware Architecture for AES Algorithm for High Throughput [J].
P. Karthigaikumar ;
N. Anitha Christy ;
N. M. Siva Mangai .
Wireless Personal Communications, 2015, 85 :305-323
[47]   PSP CO2: An Efficient Hardware Architecture for AES Algorithm for High Throughput [J].
Karthigaikumar, P. ;
Christy, N. Anitha ;
Mangai, N. M. Siva .
WIRELESS PERSONAL COMMUNICATIONS, 2015, 85 (01) :305-323
[48]   Area-Time-Efficient High-Radix Modular Inversion Algorithm and Hardware Implementation for ECC over Prime Fields [J].
Li, Yamin .
COMPUTERS, 2024, 13 (10)
[49]   High-performance area-efficient polynomial ring processor for CRYSTALS-Kyber on FPGAs [J].
Chen, Zhaohui ;
Ma, Yuan ;
Chen, Tianyu ;
Lin, Jingqiang ;
Jing, Jiwu .
INTEGRATION-THE VLSI JOURNAL, 2021, 78 :25-35
[50]   Efficient Memory Organization for DNN Hardware Accelerator Implementation on PSoC [J].
Rios-Navarro, Antonio ;
Gutierrez-Galan, Daniel ;
Dominguez-Morales, Juan Pedro ;
Pinero-Fuentes, Enrique ;
Duran-Lopez, Lourdes ;
Tapiador-Morales, Ricardo ;
Dominguez-Morales, Manuel Jesus .
ELECTRONICS, 2021, 10 (01) :1-10