An Area-Efficient and High Throughput Hardware Implementation of Exponent Function

被引：4
作者：
Hussain, Muhammad Awais [1 ]
Lin, Shung-Wei [1 ]
Tsai, Tsung-Han [1 ]
机构：
[1] Natl Cent Univ, Dept Elect Engn, Taoyuan, Taiwan
来源：
2022 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS 22) | 2022年
关键词：
Exponent function; VLSI; FPGA; Digital design; Hardware accelerator;
D O I：
10.1109/ISCAS48785.2022.9937238
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
In this paper, an area-efficient and high throughput hardware implementation of the exponent function has been proposed. The proposed exponent calculation method eliminates the memory requirements leading to power and area savings. The pipelined hardware implementation results in a high-frequency design with reduced resources usage. The hardware implementation has been performed for Xilinx Virtex-4 FPGA board and TSMC 90nm process node. The throughput of 411.3 Mbps at 115.7 MHz frequency and 711.11 Mbps at 200 MHz frequency can be achieved for FPGA and ASIC design, respectively. The power consumption is 242mW and 6.1 mW for FPGA and ASIC platforms, respectively.
引用
收藏
页码：3369 / 3372
页数：4
相关论文
共 50 条
[31]   FalconSign: An Efficient and High-Throughput Hardware Architecture for Falcon Signature Generation [J].
Ouyang, Yi ;
Zhu, Yihong ;
Zhu, Wenping ;
Yang, Bohan ;
Zhang, Zirui ;
Wang, Hanning ;
Tao, Qichao ;
Zhu, Min ;
Wei, Shaojun ;
Liu, Leibo .
IACR Transactions on Cryptographic Hardware and Embedded Systems, 2025, 2025 (01) :203-226
[32]   High-Speed and Area-Efficient LUT-Based BCD Multiplier Design [J].
Sworna, Zarrin Tasnim ;
Ul Haque, Mubin ;
Anisuzzaman, D. M. .
2018 4TH IEEE INTERNATIONAL WIE CONFERENCE ON ELECTRICAL AND COMPUTER ENGINEERING (IEEE WIECON-ECE 2018), 2018, :33-36
[33]   Hardware Design of an Energy-Efficient High-Throughput Median Filter [J].
Lin, Shih-Hsiang ;
Chen, Pei-Yin ;
Lin, Chang-Hsing .
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2018, 65 (11) :1728-1732
[34]   Dataflow Graph Partitioning for Area-Efficient High-Level Synthesis with Systems Perspective [J].
Sinha, Sharad ;
Srikanthan, Thambipillai .
ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS, 2014, 20 (01) :1-18
[35]   AES 128 BIT OPTIMIZATION: HIGH SPEED AND AREA-EFFICIENT THROUGH LOOP UNROLLING [J].
Yadav, Sandarbh ;
Girdhar, Gunin ;
Vinitha, C. S. .
2024 IEEE REGION 10 SYMPOSIUM, TENSYMP, 2024,
[36]   An Area-Efficient FPGA Implementation of a Real-Time Multi-Class Classifier for Binary Images [J].
Attarmoghaddam, Narges ;
Li, Kin Fun .
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2022, 69 (04) :2306-2310
[37]   VLSI design of a high-speed and area-efficient JPEG2000 encoder [J].
Mei, Kuizhi ;
Zheng, Nanning ;
Huang, Chang ;
Liu, Yuehu ;
Zeng, Qiang .
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS FOR VIDEO TECHNOLOGY, 2007, 17 (08) :1065-1078
[38]   A new area-efficient BCD-digit multiplier [J].
Castillo, Encarnacion ;
Lloris, Antonio ;
Morales, Diego P. ;
Parrilla, Luis ;
Garcia, Antonio ;
Botella, Guillermo .
DIGITAL SIGNAL PROCESSING, 2017, 62 :1-10
[39]   Area-Efficient Near-Associative Memories on FPGAs [J].
Dhawan, Udit ;
Dehon, Andre .
ACM TRANSACTIONS ON RECONFIGURABLE TECHNOLOGY AND SYSTEMS, 2015, 7 (04)
[40]   Area- and Power-Efficient Staircase Encoder Implementation for High-Throughput Fiber-Optical Communications [J].
Li, Shizhong ;
El-Sankary, Kamal ;
Karami, Alireza ;
Truhachev, Dmitri .
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2020, 28 (03) :843-847
12345