共 50 条
- [31] SPECIFICATION, SYNTHESIS, AND VERIFICATION OF HAZARD-FREE ASYNCHRONOUS CIRCUITS JOURNAL OF VLSI SIGNAL PROCESSING, 1994, 7 (1-2): : 85 - 100
- [34] Specification, synthesis, and verification of hazard-free asynchronous circuits Journal of VLSI Signal Processing Systems for Signal, Image, and Video Technology, 1994, 7 (1-2): : 85 - 100
- [35] Model-checking Synthesizable System Verilog Descriptions of Asynchronous Circuits 2018 24TH IEEE INTERNATIONAL SYMPOSIUM ON ASYNCHRONOUS CIRCUITS AND SYSTEMS (ASYNC), 2018, : 34 - 42
- [38] Modelling and analysis of asynchronous circuits and timing diagrams using parametric timed automata PROCEEDINGS OF THE 23RD IASTED INTERNATIONAL CONFERENCE ON MODELLING, IDENTIFICATION, AND CONTROL, 2004, : 500 - 505