Hazard Checking of Timed Asynchronous Circuits Revisited

被引:0
|
作者
Beal, Frederic [1 ]
Yoneda, Tomohiro [2 ]
Myers, Chris J. [3 ]
机构
[1] Tokyo Inst Technol, Tokyo 152, Japan
[2] Natl Inst Informat, Tokyo, Japan
[3] Univ Utah, Salt Lake City, UT USA
关键词
D O I
暂无
中图分类号
TP31 [计算机软件];
学科分类号
081202 ; 0835 ;
摘要
This paper proposes a new approach for the hazard checking of timed asynchronous circuits. Previous papers proposed either exact algorithms, which suffer from state-space explosion, or efficient algorithms which use ( conservative) approximations to avoid state-space explosion, but have the drawback of a rather conservative definition of failure states, which results in the rejection of designs which are valid. Algorithms based on [1], extending it to the timed case [7], while being very efficient, are unable to handle circuits with internal loops, which prevents their use in some cases. We propose a new approach to the problem in order to overcome the mentioned limitations, without sacrificing efficiency. To do so, we first introduce a general framework targeted at the conservative checking of safety failures. This framework is not restricted to the checking of timed asynchronous circuits. Then, we propose a new ( conservative) semantics to timed circuits, in order to use the proposed framework for hazard checking of such circuits. Using this framework with the proposed semantics yields an efficient algorithm that solves the limitations of the previous approaches.
引用
收藏
页码:411 / 435
页数:25
相关论文
共 50 条
  • [31] SPECIFICATION, SYNTHESIS, AND VERIFICATION OF HAZARD-FREE ASYNCHRONOUS CIRCUITS
    MOON, CW
    STEPHAN, PR
    BRAYTON, RK
    JOURNAL OF VLSI SIGNAL PROCESSING, 1994, 7 (1-2): : 85 - 100
  • [32] HAZARD ANALYSIS OF ASYNCHRONOUS CIRCUITS IN MULLER-BARTKYS SENSE
    NOZAKI, A
    JOURNAL OF COMPUTER AND SYSTEM SCIENCES, 1976, 13 (02) : 161 - 171
  • [33] Externally hazard-free implementations of asynchronous control circuits
    Sawasaki, MH
    Ykman-Couvreur, C
    Lin, B
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1997, 16 (08) : 835 - 848
  • [34] Specification, synthesis, and verification of hazard-free asynchronous circuits
    Moon, Cho W.
    Stephan, Paul R.
    Brayton, Robert K.
    Journal of VLSI Signal Processing Systems for Signal, Image, and Video Technology, 1994, 7 (1-2): : 85 - 100
  • [35] Model-checking Synthesizable System Verilog Descriptions of Asynchronous Circuits
    Bouzafour, Aymane
    Renaudin, Marc
    Garavel, Hubert
    Mateescu, Radu
    Serwe, Wendelin
    2018 24TH IEEE INTERNATIONAL SYMPOSIUM ON ASYNCHRONOUS CIRCUITS AND SYSTEMS (ASYNC), 2018, : 34 - 42
  • [36] DESIGN OF TOTALLY SELF-CHECKING ASYNCHRONOUS MODULAR CIRCUITS.
    David, Rene
    Thevenod/Fosse, Pascale
    1978, 2 (04): : 271 - 287
  • [37] A FULLY ASYNCHRONOUS DIGITAL SIGNAL PROCESSOR USING SELF-TIMED CIRCUITS
    JACOBS, GM
    BRODERSEN, RW
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1990, 25 (06) : 1526 - 1537
  • [38] Modelling and analysis of asynchronous circuits and timing diagrams using parametric timed automata
    Chen, CL
    Lin, T
    Yen, HC
    PROCEEDINGS OF THE 23RD IASTED INTERNATIONAL CONFERENCE ON MODELLING, IDENTIFICATION, AND CONTROL, 2004, : 500 - 505
  • [39] HAZARD CORRECTION IN ASYNCHRONOUS SEQUENTIAL CIRCUITS USING INERTIAL DELAY ELEMENTS
    SERVIT, M
    IEEE TRANSACTIONS ON COMPUTERS, 1973, C-22 (11) : 1041 - 1042
  • [40] Synthesis of hazard-free asynchronous circuits based on characteristic graph
    Lin, KJ
    Kuo, CW
    Lin, CS
    IEEE TRANSACTIONS ON COMPUTERS, 1997, 46 (11) : 1246 - 1263