High-speed low-power and low-power supply voltage dynamic comparator

被引：38

作者：

Xu, Daiguo ^{[1
]}

Xu, Shiliu ^{[2
]}

Chen, Guangbing ^{[2
]}

机构：

[1] Univ Elect & Sci Technol China, Chengdu 610731, Peoples R China

[2] Sci & Technol Analog Integrated Circuit Lab, Chongqing 400060, Peoples R China

来源：

ELECTRONICS LETTERS | 2015年 / 51卷 / 23期

关键词：

D O I：

10.1049/el.2015.2796

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

A structure of a dynamic comparator with high-speed low-power and a low-power supply voltage is proposed. The proposed comparator is compared with previous dynamic comparators. For the same size of input/ output transistors and latch as well as load capacitance, it is more than 1.3 times faster with <85% power consumption. The proposed structure exhibits faster speed and lower power consumption at the same time. Moreover, it provides better performance regarding low-power supply voltage, it also brings moderate input-referred noise and offset among these structures.

引用

页码：1914 / 1915

页数：2

共 50 条

[21] Low-voltage low-power topology for high-speed applications
Foroudi, N
Fulga, S
Suppiah, P
Peirce, JNM
PROCEEDINGS OF THE 2001 BIPOLAR/BICMOS CIRCUITS AND TECHNOLOGY MEETING, 2001, : 135 - 138
[22] A robust high-speed and low-power CMOS current comparator circuit
Chen, L
Shi, BX
Lu, C
2000 IEEE ASIA-PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS: ELECTRONIC COMMUNICATION SYSTEMS, 2000, : 174 - 177
[23] High-speed low-power sense comparator for multilevel flash memories
Pierin, A
Gregori, S
Khouri, O
Micheloni, R
Torelli, G
ICECS 2000: 7TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS & SYSTEMS, VOLS I AND II, 2000, : 759 - 762
[24] DESIGN OF A LOW-POWER HIGH-SPEED COMPARATOR IN 0.13μm CMOS
Fouzy, B. B. A.
Reaz, M. B. I.
Bhuiyan, M. A. S.
Badal, M. T. I.
Hashim, F. H.
2016 INTERNATIONAL CONFERENCE ON ADVANCES IN ELECTRICAL, ELECTRONIC AND SYSTEMS ENGINEERING (ICAEES), 2016, : 289 - 292
[25] A Low-Power 1-V Supply Dynamic Comparator
Chevella S.
O'Hare D.
O'Connell I.
Chevella, Subhash (subhash.chevella@mcci.ie); Chevella, Subhash (subhash.chevella@mcci.ie), 1600, Institute of Electrical and Electronics Engineers Inc. (03): : 154 - 157
[26] A Low-Power 1-V Supply Dynamic Comparator
Chevella, Subhash
O'Hare, Daniel
O'Connell, Ivan
IEEE SOLID-STATE CIRCUITS LETTERS, 2020, 3 : 154 - 157
[27] Low-power and high-speed VVLSI design with low supply voltage through cooperation between levels
Sakurai, T
PROCEEDING OF THE 2002 3RD INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN, 2002, : 445 - 450
[28] A low-offset low-power and high-speed dynamic latch comparator with a preamplifier-enhanced stage
Folla, Jerome K.
Crespo, Maria L.
Wembe, Evariste T.
Bhuiyan, Mohammad A. S.
Cicuttin, Andres
Essimbi, Bernard Z.
Reaz, Mamun B. I.
IET CIRCUITS DEVICES & SYSTEMS, 2021, 15 (01) : 65 - 77
[29] A New Offset Cancelled Latch Comparator for High-Speed, Low-Power ADCs
Dabbagh-Sadeghipour, Khosrov
PROCEEDINGS OF THE 2010 IEEE ASIA PACIFIC CONFERENCE ON CIRCUIT AND SYSTEM (APCCAS), 2010, : 13 - 16
[30] High-speed, low-power BiCMOS comparator using a pMOS variable load
Boni, A
Morandi, C
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1998, 33 (01) : 143 - 146

← 1 2 3 4 5 →