A Robust Single Event Upset Hardened Clock Distribution Network

被引:8
作者
Mallajosyula, Aahlad [1 ]
Zarkesh-Ha, Payman [1 ]
机构
[1] Univ New Mexico, Dept Elect & Comp Engn, Albuquerque, NM 87131 USA
来源
2008 IEEE INTERNATIONAL INTEGRATED RELIABILITY WORKSHOP FINAL REPORT | 2008年
关键词
D O I
10.1109/IRWS.2008.4796101
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Single event upset along with the technology scaling decreases the reliability of the present CMOS circuits. It has recently been shown that the clock distribution network is becoming increasingly vulnerable to single event upset. In this paper a new technique is proposed, that can eliminate more than 90% of SEU in clock distribution network. The proposed technique incurs minimal area overhead and requires negligible design effort.
引用
收藏
页码:121 / 124
页数:4
相关论文
共 8 条
[1]  
ACKLAND B, 2005, COMPARISON ELECT OPT
[2]  
BAZE MP, 2000, IEEE T NUCL SCI, V47
[3]  
KARNIK T, 2004, IEEE T DEPENDABLE SE, V1
[4]   Circuit design and modeling for soft errors [J].
Kleinsowski, A. J. ;
Cannon, Ethan H. ;
Oldiges, Phil ;
Wissel, Larry .
IBM JOURNAL OF RESEARCH AND DEVELOPMENT, 2008, 52 (03) :255-263
[5]  
MITRA S, 2005, INT DES TEST TECHN C
[6]  
Rabaey Jan M., DIGITAL INTEGRATED C
[7]  
SEIFERT N, 2005, IEEE 43 ANN INT REL
[8]  
ZHANG M, 2005, IEEE 43 ANN INT REL