Hardware optimization and serial implementation of a novel spiking neuron model for the POEtic tissue

被引：6
|
作者：
Torres, O
Eriksson, J
Moreno, JM
Villa, A
机构：
[1] Tech Univ Catalunya, ES-08034 Barcelona, Spain
[2] Univ Lausanne, Lab Neuroheurist, CH-1005 Lausanne, Switzerland
[3] Univ Grenoble 1, INSERM, U318, CHUG Michallon,Lab Neurobiophys, F-38043 Grenoble, France
来源：
BIOSYSTEMS | 2004年 / 76卷 / 1-3期
关键词：
spiking neuron; STDP; hardware; serial implementation;
D O I：
10.1016/j.biosystems.2004.05.012
中图分类号：
Q [生物科学];
学科分类号：
07 ; 0710 ; 09 ;
摘要：
In this paper we describe the hardware implementation of a spiking neuron model, which uses a spike time dependent plasticity (STDP) rule that allows synaptic changes by discrete time steps. For this purpose an integrate-and-fire neuron is used with recurrent local connections. The connectivity of this model has been set to 24 neighbours, so there is a high degree of parallelism. After obtaining good results with the hardware implementation of the model, we proceed to simplify this hardware description, trying to keep the same behaviour. Some experiments using dynamic grading patterns have been used in order to test the learning capabilities of the model. Finally, the serial implementation has been realized. (C) 2004 Elsevier Ireland Ltd. All rights reserved.
引用
收藏
页码：201 / 208
页数：8
相关论文
共 50 条
  • [21] Hardware Model Based Simulation of Spiking Neuron Using Phase Plane
    Hasan, Md Munir
    Holleman, Jeremy
    2021 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2021,
  • [22] Spikeling: A low-cost hardware implementation of a spiking neuron for neuroscience teaching and outreach
    Baden, Tom
    James, Ben
    Zimmermann, Maxime J. Y.
    Bartel, Phillip
    Grijseels, Dorieke
    Euler, Thomas
    Lagnado, Leon
    Maravall, Miguel
    PLOS BIOLOGY, 2018, 16 (10):
  • [23] Design and Implementation of Hodgkin and Huxley Spiking Neuron Model on FPGA
    Kumar, Juneeth
    Murali, Shanmukha
    Kumar, Jayanth
    Bhakthavatchalu, Ramesh
    2016 IEEE INTERNATIONAL CONFERENCE ON RECENT TRENDS IN ELECTRONICS, INFORMATION & COMMUNICATION TECHNOLOGY (RTEICT), 2016, : 1483 - 1487
  • [24] An iterative calculation method of the neuron model for hardware implementation
    Chujo, N
    Kuroyanagi, S
    Doki, S
    Okuma, S
    IECON 2000: 26TH ANNUAL CONFERENCE OF THE IEEE INDUSTRIAL ELECTRONICS SOCIETY, VOLS 1-4: 21ST CENTURY TECHNOLOGIES AND INDUSTRIAL OPPORTUNITIES, 2000, : 664 - 671
  • [25] Silicon neuron: digital hardware implementation of the quartic model
    Grassia F.
    Levi T.
    Kohno T.
    Saïghi S.
    Artificial Life and Robotics, 2014, 19 (03) : 215 - 219
  • [26] A parameter optimization method for Digital Spiking Silicon Neuron model
    Nanami, Takuya
    Kohno, Takashi
    ICAROB 2017: PROCEEDINGS OF THE 2017 INTERNATIONAL CONFERENCE ON ARTIFICIAL LIFE AND ROBOTICS, 2017, : P140 - P143
  • [27] An Implementation of a Spiking Neural Network Using Digital Spiking Silicon Neuron Model on a SIMD Processor
    Hori, Sansei
    Zapata, Mireya
    Madrenas, Jordi
    Morie, Takashi
    Tamukoh, Hakaru
    ARTIFICIAL NEURAL NETWORKS AND MACHINE LEARNING - ICANN 2017, PT I, 2017, 10613 : 437 - 438
  • [28] Hardware Implementation of Ultra-Fast Obstacle Avoidance Based on a Single Photonic Spiking Neuron
    Gao, Shuang
    Xiang, Shuiying
    Song, Ziwei
    Han, Yanan
    Zhang, Yuna
    Guo, Xingxing
    Zhang, Yahui
    Hao, Yue
    LASER & PHOTONICS REVIEWS, 2023, 17 (12)
  • [29] Efficient Hardware Implementation of Spiking Neural Networks Using Nonstandard Finite Difference Scheme for Leaky Integrate and Fire Neuron Model
    Reddy, K. Venkateswara
    Balaji, N.
    JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2025, 34 (01)
  • [30] An FPGA-based Implementation Method for Quadratic Spiking Neuron Model
    Lin, Xianghong
    Lu, Han
    Pi, Xiaomei
    Wang, Xiangwen
    2020 11TH IEEE ANNUAL UBIQUITOUS COMPUTING, ELECTRONICS & MOBILE COMMUNICATION CONFERENCE (UEMCON), 2020, : 621 - 627
12345