Hardware optimization and serial implementation of a novel spiking neuron model for the POEtic tissue

被引：6
|
作者：
Torres, O
Eriksson, J
Moreno, JM
Villa, A
机构：
[1] Tech Univ Catalunya, ES-08034 Barcelona, Spain
[2] Univ Lausanne, Lab Neuroheurist, CH-1005 Lausanne, Switzerland
[3] Univ Grenoble 1, INSERM, U318, CHUG Michallon,Lab Neurobiophys, F-38043 Grenoble, France
来源：
BIOSYSTEMS | 2004年 / 76卷 / 1-3期
关键词：
spiking neuron; STDP; hardware; serial implementation;
D O I：
10.1016/j.biosystems.2004.05.012
中图分类号：
Q [生物科学];
学科分类号：
07 ; 0710 ; 09 ;
摘要：
In this paper we describe the hardware implementation of a spiking neuron model, which uses a spike time dependent plasticity (STDP) rule that allows synaptic changes by discrete time steps. For this purpose an integrate-and-fire neuron is used with recurrent local connections. The connectivity of this model has been set to 24 neighbours, so there is a high degree of parallelism. After obtaining good results with the hardware implementation of the model, we proceed to simplify this hardware description, trying to keep the same behaviour. Some experiments using dynamic grading patterns have been used in order to test the learning capabilities of the model. Finally, the serial implementation has been realized. (C) 2004 Elsevier Ireland Ltd. All rights reserved.
引用
收藏
页码：201 / 208
页数：8
相关论文
共 50 条
  • [1] Hardware optimization of a novel spiking neuron model for the POEtic tissue.
    Torres, O
    Eriksson, J
    Moreno, JM
    Villa, A
    ARTIFICIAL NEURAL NETS PROBLEM SOLVING METHODS, PT II, 2003, 2687 : 113 - 120
  • [2] Implementation of a biologically realistic spiking neuron model on FPGA hardware
    Glackin, B
    Maguire, LP
    McGinnity, TM
    Belatreche, A
    Wu, Q
    Proceedings of the 8th Joint Conference on Information Sciences, Vols 1-3, 2005, : 1412 - 1415
  • [3] An functional spiking neuron hardware oriented model
    Upegui, A
    Peña-Reyes, CA
    Sanchez, E
    COMPUTATIONAL METHODS IN NEURAL MODELING, PT 1, 2003, 2686 : 136 - 143
  • [4] Hardware implementation of a neuron model
    Pelayo, F.
    Prieto, A.
    Pino, B.
    Ortega, J.
    Martin-Smith, P.
    Proceedings of the IASTED International Symposium on Applied Informatics, 1990,
  • [5] Hardware Implementation of an Approximate Simplified Piecewise Linear Spiking Neuron
    Liu, Hao
    Wang, Mingjiang
    Yao, Longxin
    Liu, Ming
    ELECTRONICS, 2023, 12 (12)
  • [6] A Spiking Neuron Model of Serial-Order Recall
    Choo, Feng-Xuan
    Eliasmith, Chris
    COGNITION IN FLUX, 2010, : 2188 - 2193
  • [7] Implementation of the spiking neuron stochastic diffusion network on parallel hardware.
    Morey, T
    De-Meyer, K
    Nasuto, SJ
    Bishop, JM
    CONSCIOUSNESS AND COGNITION, 2000, 9 (02) : S97 - S98
  • [8] Hardware implementation of a bio-plausible neuron model for evolution and growth of spiking neural networks on FPGA
    Shayani, Hooman
    Bentley, Peter J.
    Tyrrell, Andrew M.
    PROCEEDINGS OF THE 2008 NASA/ESA CONFERENCE ON ADAPTIVE HARDWARE AND SYSTEMS, 2008, : 236 - +
  • [9] An adaptive threshold neuron for recurrent spiking neural networks with nanodevice hardware implementation
    Shaban, Ahmed
    Bezugam, Sai Sukruth
    Suri, Manan
    NATURE COMMUNICATIONS, 2021, 12 (01)
  • [10] An adaptive threshold neuron for recurrent spiking neural networks with nanodevice hardware implementation
    Ahmed Shaban
    Sai Sukruth Bezugam
    Manan Suri
    Nature Communications, 12
12345