A REAL-TIME H.264 BP DECODER BASED ON A DM642 DSP

被引：0

作者：

Pescador, F. ^{[1
]}

Garrido, M. J. ^{[1
]}

Sanz, C. ^{[1
]}

Juarez, E. ^{[1
]}

Groba, A. M. ^{[1
]}

Samper, D. ^{[1
]}

机构：

[1] Univ Politecn Madrid, Madrid 28031, Spain

来源：

ICSPC: 2007 IEEE INTERNATIONAL CONFERENCE ON SIGNAL PROCESSING AND COMMUNICATIONS, VOLS 1-3, PROCEEDINGS | 2007年

关键词：

H.264; Digital Signal Processor; video codecs; digital TV; real time systems;

D O I：

暂无

中图分类号：

TP39 [计算机的应用];

学科分类号：

081203 ; 0835 ;

摘要：

In this paper, the implementation of a Baseline Profile H.264 decoder based on a DM642 digital signal processor is described. An initial standard compliant raw-C decoder has been optimized in speed for the target processor. The parallelism between algorithm execution and data movement has been fully exploited using DMA. Also, critical parts of the algorithm have been encoded directly in assembly code to increase the number of instructions per cycle. The decoder has been tested in simulation with actual (transcoded) DVD and digital TV streams. According to these tests, standard definition real time decoding can be obtained with a DM642@600MHz(1)

引用

页码：1491 / 1494

页数：4

共 50 条

[31] A REAL-TIME H.264 VIDEO STREAMING SYSTEM ON DSP/PC PLATFORM
Wu, D. J.
Yang, M. J.
Chen, J. P.
Tham, J. Y.
ISCE: 2009 IEEE 13TH INTERNATIONAL SYMPOSIUM ON CONSUMER ELECTRONICS, VOLS 1 AND 2, 2009, : 209 - 212
[32] Trous wavelet real-time image fusion algorithm based on DM642 fusion system
Department of Photo-electronic Engineering, School of Information Engineering, Beijing Institute of Technology, Beijing 100081, China
Guangxue Jingmi Gongcheng, 2008, 10 (2045-2050):
[33] H.264中4×4整数DCT变换在DM642上的优化
黄国玉
邓贤君
王彦
南华大学学报(自然科学版), 2012, 26 (01) : 30 - 33
[34] Implementation of H.264 on TMS320DM642
Liu, Hui
Xu, Ru
Liu, Zhi
PROCEEDINGS OF THE INTERNATIONAL CONFERENCE ON EMBEDDED SOFTWARE AND SYSTEMS, 2008, : 605 - +
[35] FPGA- and Java-based rapid prototyping of a real-time H.264/AVC decoder
Department of Real-Time Systems, Bialystok Technical University, Bialystok, Poland
不详
Proc. Int. Conf. Mixed Des. Integr. Circuits Syst., MIXDES, (629-634):
[36] 基于DM642的H.264视频编解码器的实现
王卿
李广
陈曦
无线电工程, 2007, (05) : 52 - 54
[37] H.264中运动估计算法优化及其在DM642上的实现
杜鲜艳
韩晓军
天津工业大学学报, 2010, 29 (01) : 85 - 88
[38] 基于TI DM642的一种H.264插值快速实现方法
陈晨航
卢官明
山西电子技术, 2007, (03) : 8 - 9
[39] FPGA- and Java']Java-based Rapid Prototyping of a Real-time H.264/AVC Decoder
Petrovsky, Alexander
Parfieniuk, Marek
Stankevich, Andrew
Petrovsky, Alexey
MIXDES 2009: PROCEEDINGS OF THE 16TH INTERNATIONAL CONFERENCE MIXED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2009, : 629 - +
[40] Real-Time 4x4 Intraframe Prediction Architecture for a H.264 Decoder
Staehler, Wagston Tassoni
Susin, Altamiro Amadeu
PROCEEDINGS OF THE IEEE INTERNATIONAL TELECOMMUNICATIONS SYMPOSIUM, VOLS 1 AND 2, 2006, : 416 - +

← 1 2 3 4 5 →