IAPDL-based low-power adiabatic programmable logic array

被引：1

作者：

Lau, KT ^{[1
]}

Liu, F ^{[1
]}

机构：

[1] Nanyang Technol Univ, Ctr Microelect, Sch Elect & Elect Engn, Singapore 639798, Singapore

来源：

MICROELECTRONICS JOURNAL | 2000年 / 31卷 / 04期

关键词：

adiabatic pseudo-domino logic; programmable logic array; HSPICE;

D O I：

10.1016/S0026-2692(99)00105-6

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

A novel low power programmable logic array structure based on adiabatic switching is presented. Simulation results using HSPICE with 0.8 mu m technology designs show that the power savings of the proposed adiabatic programmable logic array (PLA) circuit is up to 60%, compared to the dynamic PLA circuit. Compared to APDL (Adiabatic Pseudo-Domino Logic) PLA, the power saving is about 15% and the device count savings is about 20%. The power saving is improved further at lower supply voltages. At 2 V Vdd and 200 MHz clock frequency, the power saving is about 25% compared to APDL PLA. Compared to static PLA, the power saving is even more significant. HSPICE simulations also show that the proposed PLA can function correctly up to I GHz at 5 V Vdd, and the supply voltage can be scaled down to 2 V at 200 MHz. (C) 2000 Elsevier Science Ltd. All rights reserved.

引用

页码：235 / 238

页数：4

共 50 条

[1] LOW POWER ADIABATIC PROGRAMMABLE LOGIC ARRAY WITH SINGLE CLOCK IAPDL
Yang, W. J.
Zhou, Y.
Lau, K. T.
JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2008, 17 (02) : 211 - 219
[2] Low power adiabatic programmable logic array with APDL-2
Yang, WJ
Zhou, Y
Lau, KT
ELECTRONICS LETTERS, 2003, 39 (21) : 1501 - 1502
[3] Adiabatic Capacitive Logic: a paradigm for low-power logic
Pillonnet, G.
Fanet, H.
Houri, S.
2017 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2017, : 2767 - 2770
[4] A low-power adiabatic CAM based on dual transmission gate adiabatic logic
Zhang, Sheng
Hu, Jianping
Dai, Jing
ASICON 2007: 2007 7TH INTERNATIONAL CONFERENCE ON ASIC, VOLS 1 AND 2, PROCEEDINGS, 2007, : 134 - 137
[5] Low-power register file based on adiabatic logic circuits
Hu, Jianping
Li, Hong
Wu, Yangbo
INTEGRATED CIRCUIT AND SYSTEM DESIGN: POWER AND TIMING MODELING, OPTIMIZATION AND SIMULATION, 2006, 4148 : 382 - 392
[6] A 0.13 μm low-power race-free programmable logic array
Samson, Giby
Clark, Lawrence T.
PROCEEDINGS OF THE IEEE 2006 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 2006, : 313 - 316
[7] Cascadable adiabatic logic circuits for low-power applications
Reddy, N. S. S.
Satyam, M.
Kishore, K. L.
IET CIRCUITS DEVICES & SYSTEMS, 2008, 2 (06) : 518 - 526
[8] Adiabatic differential logic for low-power digital systems
Lo, Chun-Keung
Chan, Philip C.H.
IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing, 1999, 46 (09): : 1245 - 1250
[9] An adiabatic differential logic for low-power digital systems
Lo, CK
Chan, PCH
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 1999, 46 (09) : 1245 - 1250
[10] Clocked CMOS Adiabatic Logic with Low-Power Dissipation
Li, He
Zhang, Yimeng
Yoshihara, Tsutomu
2013 INTERNATIONAL SOC DESIGN CONFERENCE (ISOCC), 2013, : 64 - 67

← 1 2 3 4 5 →