BIST scheme for DAC testing

被引：13

作者：

Chang, SJ ^{[1
]}

Lee, CL ^{[1
]}

Chen, JE ^{[1
]}

机构：

[1] Natl Chiao Tung Univ, Dept Elect Engn, Hsinchu 300, Taiwan

来源：

ELECTRONICS LETTERS | 2002年 / 38卷 / 15期

关键词：

D O I：

10.1049/el:20020530

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

A low-cost, built-in self-test (BIST) scheme for a digital-to-analogue converter (DAC) is presented. The basic idea is to convert the DAC output voltages corresponding to different input codes into different oscillation frequencies through a voltage controlled oscillator (VCO), and further transfer these frequencies to different digital codes using a counter. According to the input and output codes, performances of a DAC, such as offset error, gain error, differential nonlinearity (DNL), integral nonlinearity (INL), could be effectively detected by simply using digital circuits rather than complex analogue ones. In addition, the annoying DAC output noise could be naturally filtered out by this BIST method.

引用

页码：776 / 777

页数：2

共 5 条

[1] Design for testability of integrated operational amplifiers using oscillation-test strategy [J].

Arabi, K ;

Kaminska, B ;

Sunter, S .

INTERNATIONAL CONFERENCE ON COMPUTER DESIGN - VLSI IN COMPUTERS AND PROCESSORS, PROCEEDINGS, 1996, :40-45

[2] HABIST: Histogram-based analog built in self test [J].

Frisch, A ;

Almy, T .

ITC - INTERNATIONAL TEST CONFERENCE 1997, PROCEEDINGS: INTEGRATING MILITARY AND COMMERCIAL COMMUNICATIONS FOR THE NEXT CENTURY, 1997, :760-767

[3] VCO linearisation by frequency feedback [J].

Gustrau, J ;

Fiechtner, F ;

Hoffmann, M .

1998 IEEE RADIO FREQUENCY INTEGRATED CIRCUITS (RFIC) SYMPOSIUM, 1998, :135-138

[4]

HUANG JL, 2000, DES AUT TEST EUR C E, P216

[5] BIST structure for DAC testing [J].

Wen, YC ;

Lee, KJ .

ELECTRONICS LETTERS, 1998, 34 (12) :1173-1174

← 1 →