Quantitative Evaluation Method for Etch Sidewall Profile of Through-Silicon Vias (TSVs)

被引:3
|
作者
Son, Seung-Nam [1 ]
Hong, Sang Jeen [2 ]
机构
[1] Amkor Korea, Dept Package Dev, Seoul, South Korea
[2] Myongji Univ, Dept Elect Engn, Seoul, South Korea
关键词
Through-silicon via; etch-profile evaluation; quality control;
D O I
10.4218/etrij.14.0113.0828
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Through-silicon via (TSV) technology provides much of the benefits seen in advanced packaging, such as three-dimensional integrated circuits and 3D packaging, with shorter interconnection paths for homo- and heterogeneous device integration. In TSV, a destructive cross-sectional analysis of an image from a scanning electron microscope is the most frequently used method for quality control purposes. We propose a quantitative evaluation method for TSV etch profiles whereby we consider sidewall angle, curvature profile, undercut, and scallop. A weighted sum of the four evaluated parameters, nominally total score (TS), is suggested for the numerical evaluation of an individual TSV profile. Uniformity, defined by the ratio of the standard deviation and average of the parameters that comprise TS, is suggested for the evaluation of wafer-to-wafer variation in volume manufacturing.
引用
收藏
页码:616 / 623
页数:8
相关论文
共 50 条
  • [41] Miniature and Symmetrical Transformer Based on Through-Silicon Vias
    Wang, Fengjuan
    Ren, Ruinan
    Yin, Xiangkun
    Yu, Ningmei
    Yang, Yuan
    IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY, 2022, 12 (10): : 1645 - 1652
  • [42] Novel TEM applications to characterize through-silicon vias
    Chen, S. Y.
    Lin, C. C.
    Hsieh, C. L.
    Proceedings of the 2016 IEEE 23rd International Symposium on the Physical and Failure Analysis of Integrated Circuits (IPFA), 2016, : 144 - 147
  • [43] Integration of Tantalum Pentoxide Capacitors with Through-Silicon Vias
    Tegueu, Alphonse Kamto
    Liu, Yang
    Jacob, Susan
    Glover, Michael D.
    Schaper, Leonard W.
    Burkett, Susan L.
    IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY, 2011, 1 (10): : 1508 - 1516
  • [44] Pretreatment to assure the copper filling in through-silicon vias
    Luo, Wei
    Zhang, Junhong
    Li, Yi
    Gao, Liming
    Li, Ming
    JOURNAL OF MATERIALS SCIENCE-MATERIALS IN ELECTRONICS, 2016, 27 (07) : 7460 - 7466
  • [45] Materials aspects to consider in the fabrication of through-silicon vias
    Burkett, S.
    Schaper, L.
    Rowbotham, T.
    Patel, J.
    Lam, T.
    Abhulimen, I. U.
    Boyt, D. D.
    Gordon, M.
    Cai, L.
    ENABLING TECHNOLOGIES FOR 3-D INTEGRATION, 2007, 970 : 261 - +
  • [46] Thermally induced void growth in through-silicon vias
    Kong, Lay Wai
    Lloyd, James R.
    Rudack, Andrew C.
    Diebold, Alain C.
    JOURNAL OF MICRO-NANOLITHOGRAPHY MEMS AND MOEMS, 2013, 12 (02):
  • [47] Material Characterization and Failure Analysis of Through-Silicon Vias
    Wu, Chenglin
    Jiang, Tengfei
    Im, Jay
    Liechti, Kenneth M.
    Huang, Rui
    Ho, Paul S.
    2014 IEEE 21ST INTERNATIONAL SYMPOSIUM ON THE PHYSICAL AND FAILURE ANALYSIS OF INTEGRATED CIRCUITS (IPFA), 2014, : 312 - 316
  • [48] Electrical Behaviour of Carbon Nanotube Through-Silicon Vias
    Chiariello, A. G.
    Maffucci, A.
    Miano, G.
    2011 15TH IEEE WORKSHOP ON SIGNAL PROPAGATION ON INTERCONNECTS (SPI), 2011, : 75 - 78
  • [49] Electro-Thermal Characterization of Through-Silicon Vias
    Todri-Sanial, Aida
    2014 15TH INTERNATIONAL CONFERENCE ON THERMAL, MECHANICAL AND MULTI-PHYSICS SIMULATION AND EXPERIMENTS IN MICROELECTRONICS AND MICROSYSTEMS (EUROSIME), 2014,
  • [50] Fast Calculation of Electromagnetic Interference by Through-Silicon Vias
    Rong, Aosheng
    Cangellaris, Andreas C.
    Ling, Feng
    2014 IEEE 64TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2014, : 2094 - 2098