共 50 条
- [31] Effects of Copper Plasticity on the Induction of Stress in Silicon from Copper Through-Silicon Vias (TSVs) for 3D Integrated Circuits JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 2012, 28 (01): : 53 - 62
- [33] Low-Stress Bond Pad Design for Low-Temperature Solder Interconnections on Through-Silicon vias (TSVs) IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY, 2011, 1 (04): : 510 - 518
- [34] Temperature properties of the parasitic resistance of through-silicon vias (TSVs) in high-frequency 3-D ICs IEICE ELECTRONICS EXPRESS, 2014, 11 (14):
- [35] Effects of Copper Plasticity on the Induction of Stress in Silicon from Copper Through-Silicon Vias (TSVs) for 3D Integrated Circuits Journal of Electronic Testing, 2012, 28 : 53 - 62
- [38] Metal-Assisted Chemical Etching Toward Scallop-Free-Sidewall Through-Silicon Vias: A Review IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY, 2023, 13 (11): : 1848 - 1860
- [40] Pretreatment to assure the copper filling in through-silicon vias Journal of Materials Science: Materials in Electronics, 2016, 27 : 7460 - 7466