共 50 条
- [12] Accurate Depth Control of Through-Silicon Vias by Substrate Integrated Etch Stop Layers 2017 IEEE 67TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC 2017), 2017, : 53 - 60
- [13] Tutorial on forming through-silicon vias JOURNAL OF VACUUM SCIENCE & TECHNOLOGY A, 2020, 38 (03):
- [14] Process integration for through-silicon vias JOURNAL OF VACUUM SCIENCE & TECHNOLOGY A, 2005, 23 (04): : 824 - 829
- [15] Strain Gradient Finite Element Analysis of Size Dependence of Thermal Stresses in Through-Silicon Vias (TSVs) ADVANCES IN MECHANICAL DESIGN, PTS 1 AND 2, 2011, 199-200 : 1920 - +
- [16] A multi-step etch method for fabricating slightly tapered through-silicon vias based on modified Bosch process Microsystem Technologies, 2019, 25 : 2693 - 2698
- [17] A multi-step etch method for fabricating slightly tapered through-silicon vias based on modified Bosch process MICROSYSTEM TECHNOLOGIES-MICRO-AND NANOSYSTEMS-INFORMATION STORAGE AND PROCESSING SYSTEMS, 2019, 25 (07): : 2693 - 2698
- [20] Control of sidewall roughness formation in through-silicon via etch at non-cryogenic temperatures ADVANCED ETCH TECHNOLOGY AND PROCESS INTEGRATION FOR NANOPATTERNING XI, 2022, 12056