Quantitative Evaluation Method for Etch Sidewall Profile of Through-Silicon Vias (TSVs)

被引:3
|
作者
Son, Seung-Nam [1 ]
Hong, Sang Jeen [2 ]
机构
[1] Amkor Korea, Dept Package Dev, Seoul, South Korea
[2] Myongji Univ, Dept Elect Engn, Seoul, South Korea
关键词
Through-silicon via; etch-profile evaluation; quality control;
D O I
10.4218/etrij.14.0113.0828
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Through-silicon via (TSV) technology provides much of the benefits seen in advanced packaging, such as three-dimensional integrated circuits and 3D packaging, with shorter interconnection paths for homo- and heterogeneous device integration. In TSV, a destructive cross-sectional analysis of an image from a scanning electron microscope is the most frequently used method for quality control purposes. We propose a quantitative evaluation method for TSV etch profiles whereby we consider sidewall angle, curvature profile, undercut, and scallop. A weighted sum of the four evaluated parameters, nominally total score (TS), is suggested for the numerical evaluation of an individual TSV profile. Uniformity, defined by the ratio of the standard deviation and average of the parameters that comprise TS, is suggested for the evaluation of wafer-to-wafer variation in volume manufacturing.
引用
收藏
页码:616 / 623
页数:8
相关论文
共 50 条
  • [11] High-Level Crosstalk Model in N-Coupled Through-Silicon Vias (TSVs)
    Lee, Hyeonggeon
    Park, Jong Kang
    Kim, Jong Tae
    ADVANCES IN ELECTRICAL AND COMPUTER ENGINEERING, 2018, 18 (03) : 9 - 14
  • [12] Accurate Depth Control of Through-Silicon Vias by Substrate Integrated Etch Stop Layers
    Wietstruck, M.
    Marschmeyer, S.
    Lisker, M.
    Krueger, A.
    Wolansky, D.
    Kulse, P.
    Goeritz, A.
    Inac, M.
    Voss, T.
    Mai, A.
    Kaynak, M.
    2017 IEEE 67TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC 2017), 2017, : 53 - 60
  • [13] Tutorial on forming through-silicon vias
    Burkett, Susan L.
    Jordan, Matthew B.
    Schmitt, Rebecca P.
    Menk, Lyle A.
    Hollowell, Andrew E.
    JOURNAL OF VACUUM SCIENCE & TECHNOLOGY A, 2020, 38 (03):
  • [14] Process integration for through-silicon vias
    Spiesshoefer, S
    Rahman, Z
    Vangara, G
    Polamreddy, S
    Burkett, S
    Schaper, L
    JOURNAL OF VACUUM SCIENCE & TECHNOLOGY A, 2005, 23 (04): : 824 - 829
  • [15] Strain Gradient Finite Element Analysis of Size Dependence of Thermal Stresses in Through-Silicon Vias (TSVs)
    Jiang, Wu Gui
    Xu, Cheng
    Yu, Jian Fei
    Wang, Jian Shan
    ADVANCES IN MECHANICAL DESIGN, PTS 1 AND 2, 2011, 199-200 : 1920 - +
  • [16] A multi-step etch method for fabricating slightly tapered through-silicon vias based on modified Bosch process
    Pengrong Lin
    Xiaochen Xie
    Yong Wang
    Binhao Lian
    Guoqi Zhang
    Microsystem Technologies, 2019, 25 : 2693 - 2698
  • [17] A multi-step etch method for fabricating slightly tapered through-silicon vias based on modified Bosch process
    Lin, Pengrong
    Xie, Xiaochen
    Wang, Yong
    Lian, Binhao
    Zhang, Guoqi
    MICROSYSTEM TECHNOLOGIES-MICRO-AND NANOSYSTEMS-INFORMATION STORAGE AND PROCESSING SYSTEMS, 2019, 25 (07): : 2693 - 2698
  • [18] Test Structures for Characterization of Through-Silicon Vias
    Stucchi, Michele
    Perry, Daniel
    Katti, Guruprasad
    Dehaene, Wim
    Velenis, Dimitrios
    IEEE TRANSACTIONS ON SEMICONDUCTOR MANUFACTURING, 2012, 25 (03) : 355 - 364
  • [19] Air-Gap Through-Silicon Vias
    Huang, Cui
    Chen, Qianwen
    Wang, Zheyao
    IEEE ELECTRON DEVICE LETTERS, 2013, 34 (03) : 441 - 443
  • [20] Control of sidewall roughness formation in through-silicon via etch at non-cryogenic temperatures
    Papalia, John M.
    Koty, Devi
    Marchack, Nathan
    LeFevre, Scott
    Yang, Qingyun
    Mosden, Aelan
    Engelmann, Sebastian U.
    Bruce, Robert L.
    ADVANCED ETCH TECHNOLOGY AND PROCESS INTEGRATION FOR NANOPATTERNING XI, 2022, 12056