A 112Gb/s PAM-4 Long-Reach Wireline Transceiver Using a 36-Way Time-Interleaved SAR-ADC and Inverter-Based RX Analog Front-End in 7nm FinFET

被引：0

作者：

Im, Jay ^{[1
]}

Zheng, Kevin ^{[1
]}

Chou, Adam ^{[1
]}

Zhou, Lei ^{[1
]}

Kim, Jae Wook ^{[1
]}

Chen, Stanley ^{[1
]}

Wang, Yipeng ^{[2
]}

Hung, Hao-Wei ^{[2
]}

Tan, KeeHian ^{[2
]}

Lin, Winson ^{[1
]}

Roldan, Arianne ^{[1
]}

Carey, Declan ^{[3
]}

Chlis, Ilias ^{[3
]}

Casey, Ronan ^{[3
]}

Bekele, Ade ^{[1
]}

Cao, Ying ^{[1
]}

Mahashin, David ^{[1
]}

Ahn, Hong ^{[1
]}

Zhang, Hongtao ^{[1
]}

Frans, Yohan ^{[1
]}

Chang, Ken ^{[1
]}

机构：

[1] Xilinx, San Jose, CA 95124 USA

[2] Xilinx, Singapore, Singapore

[3] Xilinx, Cork, Ireland

来源：

2020 IEEE INTERNATIONAL SOLID- STATE CIRCUITS CONFERENCE (ISSCC) | 2020年

关键词：

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

引用

页码：116 / +

页数：3

共 9 条

[1] Chen S, 2018, ISSCC DIG TECH PAP I, P390, DOI 10.1109/ISSCC.2018.8310348
[2] Hudner J, 2018, SYMP VLSI CIRCUITS, P47, DOI 10.1109/VLSIC.2018.8502436
[3] Kim J, 2018, ISSCC DIG TECH PAP I, P102, DOI 10.1109/ISSCC.2018.8310204
[4] Krupnik Y, 2019, SYMP VLSI CIRCUITS, pC266, DOI [10.23919/VLSIC.2019.8778136, 10.23919/vlsic.2019.8778136]
[5] A 160-MHz, 32-b, 0.5-W CMOS RISC microprocessor
Montanaro, J
Witek, RT
Anne, K
Black, AJ
Cooper, EM
Dobberpuhl, DW
Donahue, PM
Eno, J
Hoeppner, GW
Kruckemyer, D
Lee, TH
Lin, PCM
Madden, L
Murray, D
Pearce, MH
Santhanam, S
Snyder, KJ
Stephany, R
Thierauf, SC
[J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1996, 31 (11) : 1703 - 1714
[6] TIMING RECOVERY IN DIGITAL SYNCHRONOUS DATA RECEIVERS
MUELLER, KH
MULLER, M
[J]. IEEE TRANSACTIONS ON COMMUNICATIONS, 1976, 24 (05) : 516 - 531
[7] Tan K, 2018, SYMP VLSI CIRCUITS, P45, DOI 10.1109/VLSIC.2018.8502273
[8] Toprak-Deniz Z, 2019, ISSCC DIG TECH PAP I, V62, P122, DOI 10.1109/ISSCC.2019.8662479
[9] Zheng K, 2018, SYMP VLSI CIRCUITS, P269, DOI 10.1109/VLSIC.2018.8502377