Thermo-mechanical Reliability of Copper-filled and Polymer-filled Through Silicon Vias in 3D Interconnects

被引:0
|
作者
Gao, Xiang [1 ,2 ]
Chen, Run [1 ,2 ]
Wang, Xuefang [1 ,2 ]
Luo, Xiaobing [2 ,3 ]
Liu, Sheng [1 ,2 ]
机构
[1] Huazhong Univ Sci & Technol, Inst Microsyst, State Key Lab Digital Mfg Equipment & Technol, Sch Mech Sci & Engn, Wuhan 430074, Peoples R China
[2] Wuhan Natl Lab Optoelect, Div MOEMS, Wuhan 430074, Peoples R China
[3] Huazhong Univ Sci & Technol, Sch Energy & Power Engn, Wuhan 430074, Peoples R China
关键词
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Due to its many advantages over traditional 3D packaging technology, through silicon via (TSVs) is being widely used. However, there are still a variety of obstacles hindering it from being developed rapidly. One of them is the huge thermal stress induced by big CTE mismatch between silicon and copper, which would even induce interfacial delamination. In this paper, thermal stress is evaluated first through FEA analysis and severe stress concentration (about 300MPa) is found at the corner of copper attached to SiO2 dielectric layer when TSV is under serious temperature drop. Then a polymer-filled TSV is introduced, in which the thin SiO2 dielectric layer is replaced by a thick polymer isolation layer, conformal copper plating is used to realize the connection and the remaining hole in the copper via is filled with polymer material, and the analytical results reveal that thermal stress can be greatly reduced. What's more, driving forces of both cracks in polymer-filled and copper-filled TSV are calculated under negative thermal loads to investigate whether and how a crack propagates if it is initiated at interface between silicon and copper. Only negative thermal loads are considered because it is found that strain energy release rate of a crack in polymer-filled TSV is much lower, but for the entire propagation process, phase angle is bigger than that of copper-filled one especially when the crack is short, showing that delamination in polymer-filled TSV is relatively tougher to initiate and propagate. Therefore, polymer-filled TSV has a higher thermo-mechanical reliability than the traditional TSV with wholly copper filled one. Furthermore, the effects of some factors, like polymer diameter, aspect ratio and copper diameter, on delamination are analyzed. It indicates that strain energy release rate increases greatly with increase of copper diameter and aspect ratio, but decreases when diameter of filled polymer increases.
引用
收藏
页码:2132 / 2137
页数:6
相关论文
共 50 条
  • [1] Stress evolution mechanism and thermo-mechanical reliability analysis of copper-filled TSV interposer
    Chen, Yuan
    Su, Wei
    Huang, Hong-Zhong
    Lai, Ping
    Lin, Xiao-Ling
    Chen, Si
    EKSPLOATACJA I NIEZAWODNOSC-MAINTENANCE AND RELIABILITY, 2020, 22 (04): : 705 - 714
  • [2] Induced thermo-mechanical reliability of copper-filled TSV interposer by transient selective annealing technology
    Lee, Chang-Chun
    Huang, Chien-Chao
    MICROELECTRONICS RELIABILITY, 2015, 55 (11) : 2213 - 2219
  • [3] Thermo-Mechanical Reliability of 3-D ICs containing Through Silicon Vias
    Lu, Kuan H.
    Zhang, Xuefeng
    Ryu, Suk-Kyu
    Im, Jay
    Huang, Rui
    Ho, Paul S.
    2009 IEEE 59TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE, VOLS 1-4, 2009, : 630 - +
  • [4] Thermo-Mechanical Reliability Study of Through Glass Vias in 3D Interconnection
    Zhao, Jin
    Chen, Zuohuan
    Qin, Fei
    Yu, Daquan
    MICROMACHINES, 2022, 13 (10)
  • [5] Copper-Filled Through-Silicon Vias With Parylene-HT Liner
    Tung Thanh Bui
    Watanabe, Naoya
    Cheng, Xiaojin
    Kato, Fumiki
    Kikuchi, Katsuya
    Aoyagi, Masahiro
    IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY, 2016, 6 (04): : 510 - 517
  • [6] THERMO-MECHANICAL RELIABILITY OF THROUGH SILICON VIAS (TSVS) AND SOLDER INTERCONNECTS IN 3-DIMENSIONAL INTEGRATED CIRCUITS
    Ladani, Leila J.
    Rodriguez, Omar
    IPACK 2009: PROCEEDINGS OF THE ASME INTERPACK CONFERENCE 2009, VOL 2, 2010, : 27 - 32
  • [7] Copper-filled through wafer vias with very low inductance
    Jenkins, KA
    Patel, CS
    PROCEEDINGS OF THE IEEE 2005 INTERNATIONAL INTERCONNECT TECHNOLOGY CONFERENCE, 2005, : 144 - 146
  • [8] Effect of Scaling Copper Through-Silicon Vias on Stress and Reliability for 3D Interconnects
    Spinella, Laura
    Park, Miseok
    Im, Jang-Hi
    Ho, Paul
    Tamura, Nobumichi
    Jiang, Tengfei
    2016 IEEE INTERNATIONAL INTERCONNECT TECHNOLOGY CONFERENCE / ADVANCED METALLIZATION CONFERENCE (IITC/AMC), 2016, : 80 - 82
  • [9] Thermomechanical Reliability of Through-Silicon Vias in 3D Interconnects
    Lu, Kuan-Hsun
    Ryu, Suk-Kyu
    Im, Jay
    Huang, Rui
    Ho, Paul S.
    2011 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM (IRPS), 2011,
  • [10] Thermo-Mechanical Reliability Analysis and Raman Spectroscopy Characterization of Sub-micron Through Silicon Vias (TSVs) for Backside Power Delivery in 3D Interconnects
    Lyu, Shuhang
    Beechem, Thomas E.
    Wei, Tiwei
    PROCEEDINGS OF THE IEEE 74TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE, ECTC 2024, 2024, : 834 - 841