共 50 条
- [1] Quaternary Quantum/Reversible Half-Adder, Full-Adder, Parallel Adder and Parallel Adder/Subtractor Circuits International Journal of Theoretical Physics, 2019, 58 : 2184 - 2199
- [3] Design of Efficient Reversible Parallel Binary Adder/Subtractor COMPUTER NETWORKS AND INFORMATION TECHNOLOGIES, 2011, 142 : 83 - +
- [6] Design of Optimized Reversible Binary Adder/Subtractor and BCD Adder 2014 INTERNATIONAL CONFERENCE ON CONTEMPORARY COMPUTING AND INFORMATICS (IC3I), 2014, : 774 - 779
- [8] An efficient design of reversible ternary full-adder/full-subtractor with low quantum cost Quantum Information Processing, 2020, 19
- [9] Performance Analysis for Different Data-Rates of Proposed All-Optical Half-Adder and Full-Adder Design 2016 INTERNATIONAL CONFERENCE ON COMMUNICATION AND SIGNAL PROCESSING (ICCSP), VOL. 1, 2016, : 114 - 118
- [10] Exploring the Use of Parallel Prefix Adder Topologies into Approximate Adder Circuits 2017 24TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS (ICECS), 2017, : 298 - 301