Quaternary Quantum/Reversible Half-Adder, Full-Adder, Parallel Adder and Parallel Adder/Subtractor Circuits

被引:13
|
作者
Monfared, Asma Taheri [1 ]
Haghparast, Majid [2 ]
Datta, Kamalika [3 ]
机构
[1] Islamic Azad Univ, Abadan Branch, Dept Comp, Abadan, Iran
[2] Islamic Azad Univ, Yadegar E Imam Khomeini RAH Shahre Rey Branch, Dept Comp Engn, Tehran, Iran
[3] Nanyang Technol Univ Singapore, Sch Comp Sci & Engn, Singapore, Singapore
关键词
Multiple valued logic; Reversible logic; Quantum computing; Quaternary logic; Quantum reversible adder circuits; KRONECKER DECISION DIAGRAMS; DESIGN; LOGIC;
D O I
10.1007/s10773-019-04108-5
中图分类号
O4 [物理学];
学科分类号
0702 ;
摘要
Multiple valued quantum logic is a promising research area in quantum computing technology having several advantages over binary quantum logic. Adder circuits as well as subtractor circuits are the major components of various computational units in computers and other complex computational systems. In this paper, we propose a quaternary quantum reversible half-adder circuit using quaternary 1-qudit gates, 2-qudit Feynman and Muthukrishnan-Stroud gates. Then we propose a quaternary quantum reversible full adder and a quaternary quantum parallel adder circuit. In addition, we propose a quaternary quantum reversible parallel adder/subtractor circuit. The proposed designs are compared with existing designs and improvements in terms of hardware complexity, quantum cost, number of constant inputs and garbage outputs are reported.
引用
收藏
页码:2184 / 2199
页数:16
相关论文
共 50 条
  • [1] Quaternary Quantum/Reversible Half-Adder, Full-Adder, Parallel Adder and Parallel Adder/Subtractor Circuits
    Asma Taheri Monfared
    Majid Haghparast
    Kamalika Datta
    International Journal of Theoretical Physics, 2019, 58 : 2184 - 2199
  • [2] Novel Quaternary Quantum Reversible Half Adder and Full Adder Circuits
    Doshanlou, Abdollah Norouzi
    Haghparast, Majid
    Hosseinzadeh, Mehdi
    IETE JOURNAL OF RESEARCH, 2022, 68 (02) : 1525 - 1531
  • [3] Design of Efficient Reversible Parallel Binary Adder/Subtractor
    Rangaraju, H. G.
    Venugopal, U.
    Muralidhara, K. N.
    Raja, K. B.
    COMPUTER NETWORKS AND INFORMATION TECHNOLOGIES, 2011, 142 : 83 - +
  • [4] Optimized parity preserving quantum reversible full adder/subtractor
    Haghparast, Majid
    Bolhassani, Ali
    INTERNATIONAL JOURNAL OF QUANTUM INFORMATION, 2016, 14 (03)
  • [5] A recursive method for synthesizing quantum/reversible quaternary parallel adder/subtractor with look-ahead carry
    Khan, Mozammel H. A.
    JOURNAL OF SYSTEMS ARCHITECTURE, 2008, 54 (12) : 1113 - 1121
  • [6] Design of Optimized Reversible Binary Adder/Subtractor and BCD Adder
    Nagamani, A. N.
    Ashwin, S.
    Agrawal, Vinod Kumar
    2014 INTERNATIONAL CONFERENCE ON CONTEMPORARY COMPUTING AND INFORMATICS (IC3I), 2014, : 774 - 779
  • [7] An efficient design of reversible ternary full-adder/full-subtractor with low quantum cost
    Asadi, Mohammad-Ali
    Mosleh, Mohammad
    Haghparast, Majid
    QUANTUM INFORMATION PROCESSING, 2020, 19 (07)
  • [8] An efficient design of reversible ternary full-adder/full-subtractor with low quantum cost
    Mohammad-Ali Asadi
    Mohammad Mosleh
    Majid Haghparast
    Quantum Information Processing, 2020, 19
  • [9] Performance Analysis for Different Data-Rates of Proposed All-Optical Half-Adder and Full-Adder Design
    Verma, Deepika
    Ramachandran, Manohari
    Prince, Shanthi
    2016 INTERNATIONAL CONFERENCE ON COMMUNICATION AND SIGNAL PROCESSING (ICCSP), VOL. 1, 2016, : 114 - 118
  • [10] Exploring the Use of Parallel Prefix Adder Topologies into Approximate Adder Circuits
    Macedo, Morgana
    Soares, Leonardo
    Silveira, Bianca
    Diniz, Claudio M.
    da Costa, Eduardo A. C.
    2017 24TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS (ICECS), 2017, : 298 - 301