An optimised dynamic bottleneck dispatching policy for semiconductor wafer fabrication

被引：13

作者：

Zhang, Huai ^{[1
]}

Jiang, Zhibin ^{[1
]}

Guo, Chengtao ^{[1
]}

机构：

[1] Shanghai Jiao Tong Univ, Dept Ind Engn & Management, Shanghai 200240, Peoples R China

来源：

INTERNATIONAL JOURNAL OF PRODUCTION RESEARCH | 2009年 / 47卷 / 12期

基金：

中国国家自然科学基金;

关键词：

dynamic bottleneck dispatching (DBD); semiconductor wafer fabrication system (SWFS); response surface methodology (RSM); simulation optimisation; PERFORMANCE EVALUATION; PETRI-NET; SIMULATION; DESIGN;

D O I：

10.1080/00207540701805638

中图分类号：

T [工业技术];

学科分类号：

08 ;

摘要：

A dynamic bottleneck dispatching (DBD) policy is designed in this paper to detect bottlenecks in a timely way and make adaptive dispatching decisions of semiconductor wafer fabrication systems according to the real-time conditions. Control parameters of the proposed DBD algorithm are optimised by response surface methodology (RSM) and desirability functions. Numerical results show that DBD outperforms common scheduling rules such as CR + FIFO, EDD, SRPT, SPT, SPNB and an existing dynamic bottleneck dispatching method.

引用

页码：3333 / 3343

页数：11

共 50 条

[21] Dispatching heuristic for wafer fabrication
Lee, LH
Tang, LC
Chan, SC
WSC'01: PROCEEDINGS OF THE 2001 WINTER SIMULATION CONFERENCE, VOLS 1 AND 2, 2001, : 1215 - 1219
[22] Dynamic WIP control for semiconductor wafer fabrication
Hu, Hong-Tao
Jiang, Zhi-Bin
Zhang, Huai
Jisuanji Jicheng Zhizao Xitong/Computer Integrated Manufacturing Systems, CIMS, 2008, 14 (09): : 1759 - 1765
[23] A two-phase dynamic dispatching approach to semiconductor wafer testing
Chen, Yin-Yann
Lin, James T.
Chen, Tzu-Li
ROBOTICS AND COMPUTER-INTEGRATED MANUFACTURING, 2011, 27 (05) : 889 - 901
[24] An integrated release and dispatch policy for semiconductor wafer fabrication
Li, You
Jiang, Zhibin
Jia, Wenyou
INTERNATIONAL JOURNAL OF PRODUCTION RESEARCH, 2014, 52 (08) : 2275 - 2292
[25] Human-System Cooperative Hybrid Augmented Intelligence Based Dynamic Dispatching Framework of Semiconductor Wafer Fabrication Facility
Li, Li
Cui, Meiji
2018 IEEE INTERNATIONAL CONFERENCE ON SMART MANUFACTURING, INDUSTRIAL & LOGISTICS ENGINEERING (SMILE), 2018, : 33 - 37
[26] Dynamic scheduling rule selection for semiconductor wafer fabrication
Hsieh, BW
Chang, SC
Chen, CH
2001 IEEE INTERNATIONAL CONFERENCE ON ROBOTICS AND AUTOMATION, VOLS I-IV, PROCEEDINGS, 2001, : 535 - 540
[27] Ant Colony Optimization Based Scheduling for a Semiconductor Wafer Fabrication Facility with Bottleneck Stations
Li, Li
Qiao, Fei
Tian, Xiaoyu
Wu, Qidi
2009 IEEE INTERNATIONAL CONFERENCE ON AUTOMATION AND LOGISTICS ( ICAL 2009), VOLS 1-3, 2009, : 520 - 525
[28] Selection of dispatching rules on multiple dispatching decision points in real-time scheduling of a semiconductor wafer fabrication system
Min, HS
Yih, Y
INTERNATIONAL JOURNAL OF PRODUCTION RESEARCH, 2003, 41 (16) : 3921 - 3941
[29] Semiconductor wafer fabrication
Chem Eng Educ, 4 (266):
[30] Integrated lot sizing and dispatching in wafer fabrication
Chen, M.
Sarin, S. C.
Peake, Andy
PRODUCTION PLANNING & CONTROL, 2010, 21 (05) : 485 - 495

← 1 2 3 4 5 →