Performance evaluation of MPLS and IP on an IXP1200 network processor

被引:0
作者
Persaud, Rajendra [1 ]
Sabath, Dirk [1 ]
Berghoff, Gerald [2 ]
Schanko, Ralf [2 ]
机构
[1] Rhein Westfal TH Aachen, Dept Comp Sci 4, Aachen, Germany
[2] Nokia GmbH, Nokia Networks R&D, Ulm, Germany
来源
20TH INTERNATIONAL CONFERENCE ON ADVANCED INFORMATION NETWORKING AND APPLICATIONS, VOL 2, PROCEEDINGS | 2006年
关键词
D O I
暂无
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
One of the most suitable protocols for Traffic Engineering is Multi-Protocol Label Switching (MPLS). On the one hand, a look-up in a switching table is certainly less complex and time-consuming than a corresponding routing table look-up in an IP router as long as no specialized hardware such as a Content Addressable Memory is deployed. On the other hand, MPLS introduces an additional shim header that increases packet transmission delay. The question this paper intends to answer is thus if the common statement that MPLS generally allows for faster packet forwarding than IP is true. Therefore, an extensive performance evaluation based on an implementation on standard network processors is performed. It is shown that packet forwarding is only faster with MPLS when the packet size remains below a certain bound, i.e. it is demonstrated that the common statement that MPLS always allows for faster packet forwarding does not even hold on standard hardware.
引用
收藏
页码:413 / +
页数:2
相关论文
共 12 条
[1]  
[Anonymous], 3209 IETF RFC
[2]  
Blake Steven, 1998, 2475 IETF RFC
[3]  
Ji HM, 2001, GLOB TELECOMM CONF, P2373, DOI 10.1109/GLOCOM.2001.966203
[4]  
JOHNSON E, 2002, IXP1200 PROGRAMMING
[5]  
Law A. M., 2000, Simulation modeling analysis
[6]   DiffServ edge routers over network processors: Implementation and evaluation [J].
Lin, YD ;
Lin, YN ;
Yang, SC ;
Lin, YS .
IEEE NETWORK, 2003, 17 (04) :28-34
[7]  
REN Z, 2001, IEEE INT C COMM 2001, V7, P2123
[8]  
Rosen E., 2001, 3031 RFC
[9]   A minimal dual-core speculative multi-threading architecture [J].
Srinivasan, ST ;
Akkary, H ;
Holman, T ;
Lai, K .
IEEE INTERNATIONAL CONFERENCE ON COMPUTER DESIGN: VLSI IN COMPUTERS & PROCESSORS, PROCEEDINGS, 2004, :360-367
[10]  
TANG Y, 2004, IEEE INT C COMM, V2