A Neotype Implemention Method for CRS-Based Logic Gates in Crossbar Array

被引:0
|
作者
Wang XiaoPing [1 ]
Chen Kai [1 ]
Feng Wei [2 ]
Chen Lin [1 ]
机构
[1] Huazhong Univ Sci & Technol, Sch Automat, Wuhan 430074, Peoples R China
[2] Huaihai Ind Grp Co Ltd, Changzhi, Peoples R China
来源
PROCEEDINGS OF THE 35TH CHINESE CONTROL CONFERENCE 2016 | 2016年
基金
国家教育部博士点专项基金资助; 中国国家自然科学基金;
关键词
Complementary resistive switch (CRS); In-memory computing; Memristor; Crossbar array; Stateful logic;
D O I
暂无
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
Recently, researchers have demonstrated that memristors can be used to implement latches and memory as well as programmable interconnects, logic circuits are also important application using memristors. In this paper, we propose a novel design for complementary resistive switch based stateful logic architecture. In the proposed method, five basic logic operations can be applied to passive crossbar arrays, which offered huge benefits in terms of scalability and area consumption. In addition, multi-input logic operation can be implemented successfully. Moreover, the proposed design applying CRS may reduce sneak paths, which corresponds to parasitic current paths that bypass the target storage element and may cause the array to be nonfunctional.
引用
收藏
页码:5835 / 5840
页数:6
相关论文
共 8 条
  • [1] The synthesis method of logic circuits based on the iMemComp gates
    Cui, Xiaole
    Lin, Qiujun
    Cui, Xiaoxin
    Wei, Feng
    Liu, Xiaoyan
    Kang, Jinfeng
    INTEGRATION-THE VLSI JOURNAL, 2020, 74 : 115 - 126
  • [2] Variability-Tolerant Memristor-based Ratioed Logic in Crossbar Array
    Escudero, M.
    Vourkas, I.
    Rubio, A.
    Moll, F.
    NANOARCH'18: PROCEEDINGS OF THE 14TH IEEE/ACM INTERNATIONAL SYMPOSIUM ON NANOSCALE ARCHITECTURES, 2018, : 13 - 18
  • [3] Logic-in-Memory Based on Majority Gates With Voltage-Gated SOT-MRAM Crossbar Arrays
    Hui, Yajuan
    Li, Qingzhen
    Liu, Cheng
    Zhang, Deming
    Miao, Xiangshui
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2024, 71 (04) : 2309 - 2313
  • [4] Area and Energy Efficient Short-Circuit-Logic-Based STT-MRAM Crossbar Array for Binary Neural Networks
    Wang, Chao
    Wang, Zhaohao
    Zhang, Zhongkui
    Zhang, Youguang
    Zhao, Weisheng
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2024, 71 (03) : 1386 - 1390
  • [5] The Design Method of Logic Circuits based on the Voltage-Input Enhanced Scouting Logic Gates
    Liu, Fan
    Zhang, Sunrui
    Cui, Xiaole
    2022 32ND INTERNATIONAL CONFERENCE ON FIELD-PROGRAMMABLE LOGIC AND APPLICATIONS, FPL, 2022, : 136 - 142
  • [6] Stateful In-Memory Logic System and Its Practical Implementation in a TaOx-Based Bipolar-Type Memristive Crossbar Array
    Kim, Young Seok
    Son, Myeong Won
    Song, Hanchan
    Park, Juseong
    An, Jangho
    Jeon, Jae Bum
    Kim, Geun Young
    Son, Seoil
    Kim, Kyung Min
    ADVANCED INTELLIGENT SYSTEMS, 2020, 2 (03)
  • [7] Efficient Method for Error Detection and Correction in In-Memory Computing Based on Reliable Ex-Logic Gates
    Park, Taegyun
    Kim, Yeongrok Rok
    Shin, Donghoon Hoon
    Lee, Byeol Jun
    Hwang, Cheol Seong
    ADVANCED INTELLIGENT SYSTEMS, 2023, 5 (05)
  • [8] Modeling and Signal Integrity Analysis of RRAM-Based Neuromorphic Chip Crossbar Array Using Partial Equivalent Element Circuit (PEEC) Method
    Li, Yan
    Fang, Lidan
    Tao, Tuomin
    Li, Da
    Liu, En-Xiao
    Jin, Ning
    Ahmed, Manareldeen
    Li, Er-Ping
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2022, 69 (09) : 3490 - 3500