A simple and continuous polycrystalline silicon thin-film transistor model for SPICE implementation

被引:12
作者
Pappas, I. [1 ]
Hatzopoulos, A. T.
Tassis, D. H.
Arpatzanis, N.
Siskos, S.
Dimitriadis, C. A.
Kamarinos, G.
机构
[1] Univ Thessaloniki, Dept Phys, Thessaloniki 54124, Greece
[2] ENSERG, IMEP, F-38016 Grenoble 1, France
关键词
ELECTRICAL CHARACTERISTICS; TFT;
D O I
10.1063/1.2226979
中图分类号
O59 [应用物理学];
学科分类号
摘要
A simple current-voltage model for polycrystalline silicon thin-film transistors (polysilicon TFTs) is proposed, including the sixth-order polynomial function coefficients fitted to the effective mobility versus gate voltage data, the channel length modulation, and impact ionization effects. The model possesses continuity of current in the transfer characteristics from weak to strong inversion and in the output characteristics throughout the linear and saturation regions of operation. The model parameters are used as input parameters in AIM-SPICE circuit simulator for device modeling. The model has been applied in a number of long and short channel TFTs, and the statistical distributions of the model parameters have been derived which are useful for checking the functionality of TFTs circuits with AIM-SPICE. (c) 2006 American Institute of Physics.
引用
收藏
页数:6
相关论文
共 9 条
[1]   A semi-empirical approach to study a high performance Poly-Si TFT with selectively floating a:Si layer [J].
Bindra, S ;
Haldar, S ;
Gupta, RS .
SOLID-STATE ELECTRONICS, 2005, 49 (04) :558-561
[2]   Extraction method for polycrystalline TFT above and below threshold model parameters [J].
Estrada, M ;
Cerdeira, A ;
Ortiz-Conde, A ;
Sanchez, FJG ;
Iñiguez, B .
SOLID-STATE ELECTRONICS, 2002, 46 (12) :2295-2300
[3]   On-state drain current modeling of large-grain poly-Si TFTs based on carrier transport through latitudinal and longitudinal grain boundaries [J].
Hatzopoulos, AT ;
Tassis, DH ;
Hastas, NA ;
Dimitriadis, CA ;
Kamarinos, G .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2005, 52 (08) :1727-1733
[4]   A closed-form DC model for long-channel thin-film transistors with gate voltage-dependent mobility characteristics [J].
Hoffman, RL .
SOLID-STATE ELECTRONICS, 2005, 49 (04) :648-653
[5]   A short-channel DC SPICE model for polysilicon thin-film transistors including temperature effects [J].
Jacunski, MD ;
Shur, MS ;
Owusu, AA ;
Ytterdal, T ;
Hack, M ;
Iñíguez, B .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1999, 46 (06) :1146-1158
[6]   Hot carrier effects in polycrystalline silicon thin-film transistors: analysis of electrical characteristics and noise performance modifications [J].
Mariucci, L ;
Pecora, A ;
Giovannini, S ;
Carluccio, R ;
Massussi, F ;
Fortunato, G .
MICROELECTRONICS RELIABILITY, 1999, 39 (01) :45-52
[7]   Temperature dependence on electrical characteristics of short geometry poly-crystalline silicon thin film transistor [J].
Sehgal, A ;
Mangla, T ;
Gupta, M ;
Gupta, RS .
SOLID-STATE ELECTRONICS, 2005, 49 (03) :301-309
[8]   Analysis of electrical characteristics of polycrystalline silicon thin-film transistors under static and dynamic conditions [J].
Valdinoci, M ;
Colalongo, L ;
Baccarani, G ;
Pecora, A ;
Policicchio, I ;
Fortunato, G ;
Plais, F ;
Legagneux, P ;
Reita, C ;
Pribat, D .
SOLID-STATE ELECTRONICS, 1997, 41 (09) :1363-1369
[9]   A physical-based analytical turn-on model of polysilicon thin-film transistors for circuit simulation [J].
Yang, GY ;
Hur, SH ;
Han, CH .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1999, 46 (01) :165-172