Minimal march test algorithm for detection of linked static faults in random access memories

被引：12
|
作者：
Harutunyan, G. [1 ]
Vardanian, V. A. [1 ]
Zorian, Y. [2 ]
机构：
[1] Virage Log, 15-1 Khorenatsi Str, Yerevan 375010, Armenia
[2] Virage Log, Fremont, CA 94538 USA
来源：
24TH IEEE VLSI TEST SYMPOSIUM, PROCEEDINGS | 2006年
关键词：
D O I：
10.1109/VTS.2006.46
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
In this paper, a new notion of 2-composite static faults covering all unlinked and (realistic) linked static faults is introduced. We have introduced 120 new linked fault primitives missing in the paper by Hamdioui et al (IEEE TCAD 2004), thus extending the universe of linked fault primitives known before by 25%. A March test algorithm of length 23N (N - number of memory words) for detection of linked static faults in Random Access Memories is proposed. It reduces the length of a previously known algorithm (Hamdioui et al, IEEE TCAD 2004) by 18N. We proved the proposed test is of minimum length.
引用
收藏
页码：120 / +
页数：2
相关论文
共 50 条
  • [1] Minimal march tests for unlinked static faults in Random Access Memories
    Harutunyan, G
    Vardanian, VA
    Zorian, Y
    23RD IEEE VLSI TEST SYMPOSIUM, PROCEEDINGS, 2005, : 53 - 59
  • [2] Minimal march tests for detection of dynamic faults in random access memories
    Harutunyan, G.
    Vardanian, V. A.
    Zorian, Y.
    JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 2007, 23 (01): : 55 - 74
  • [3] Minimal March Tests for Detection of Dynamic Faults in Random Access Memories
    G. Harutunyan
    V. A. Vardanian
    Y. Zorian
    Journal of Electronic Testing, 2007, 23 : 55 - 74
  • [4] Minimal march tests for dynamic faults in random access memories
    Harutunyan, G.
    Vardanian, V. A.
    Zorian, Y.
    ETS 2006: ELEVENTH IEEE EUROPEAN TEST SYMPOSIUM, PROCEEDINGS, 2006, : 43 - +
  • [5] Minimal march-based fault location algorithm with partial diagnosis for all static faults in random access memories
    Harutunyan, G.
    Vardanian, V. A.
    Zorian, Y.
    PROCEEDINGS OF THE 2006 IEEE WORKSHOP ON DESIGN AND DIAGNOSTICS OF ELECTRONIC CIRCUITS AND SYSTEMS, 2006, : 262 - +
  • [6] Low Power March Memory Test Algorithm for Static Random Access Memories
    Kumar, G. Rajesh
    Babulu, K.
    INTERNATIONAL JOURNAL OF ENGINEERING, 2018, 31 (02): : 292 - 298
  • [7] March test algorithm for unlinked static reduced three-cell coupling faults in random-access memories
    Cascaval, P.
    Cascaval, D.
    MICROELECTRONICS JOURNAL, 2019, 93
  • [8] A Multibackground March Test for Static Neighborhood Pattern-Sensitive Faults in Random-Access Memories
    Huzum, C.
    Cascaval, P.
    ELEKTRONIKA IR ELEKTROTECHNIKA, 2012, 119 (03) : 81 - 86
  • [9] A MARCH TEST FOR FUNCTIONAL FAULTS IN SEMICONDUCTOR RANDOM-ACCESS MEMORIES
    SUK, DS
    REDDY, SM
    IEEE TRANSACTIONS ON COMPUTERS, 1981, 30 (12) : 982 - 985
  • [10] Efficient march test for 3-coupling faults in random access memories
    Cascaval, P
    Bennett, S
    MICROPROCESSORS AND MICROSYSTEMS, 2001, 24 (10) : 501 - 509
12345