A 2.02-5.16 fJ/Conversion Step 10 Bit Hybrid Coarse-Fine SAR ADC With Time-Domain Quantizer in 90 nm CMOS

被引:70
作者
Chen, Yan-Jiun [1 ]
Chang, Kwuang-Han [1 ]
Hsieh, Chih-Cheng [1 ]
机构
[1] Natl Tsing Hua Univ, Dept Elect Engn, Hsinchu 30013, Taiwan
关键词
Hybrid; low power; low voltage; successive approximation register (SAR) analog-to-digital converter (ADC); time-to-digital converter (TDC); REDUCTION;
D O I
10.1109/JSSC.2015.2492781
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This paper presents an ultra-low-voltage and power-efficient 10 bit hybrid successive approximation register (SAR) analog-to-digital converter (ADC). For reducing the digital-to-analog converter (DAC) capacitance and comparator requirement, we propose a hybrid architecture comprising a coarse 7 bit SAR ADC and fine 3.5 bit time-to-digital converter (TDC). The Vcm-based switching method is adopted for coarse conversion to reduce DAC power and maintain common mode. The residual voltage after coarse conversion is converted to time domain, and the fine TDC detects the least three bits with 0.5 bit redundancy by using a Vernier delay structure. Offset calibration and delay time locking are implemented to guarantee the ADC performance under process variation. The test chip, fabricated in 90 nm CMOS technology, occupied a core area of 0.04 mm(2). With a 0.4 V supply and a Nyquist rate input, the prototype consumed 200 nW at 250 kS/s and achieved an ENOB of 8.63 bits and a SFDR of 78.5 dB. The operation frequency was scalable from 250 kS/s to 4 MS/s. The converter had a power supply range of 0.4-0.7 V, and the figure of merit (FoM) were 2.02-5.16 fJ/conversion step.
引用
收藏
页码:357 / 364
页数:8
相关论文
共 19 条
[1]  
Ahmadi M., 2013, P IEEE CUST INT CIRC, P1
[2]   Big Data for Digital Government: Opportunities, Challenges, and Strategies [J].
Chen, Yu-Che ;
Hsieh, Tsui-Chuan .
INTERNATIONAL JOURNAL OF PUBLIC ADMINISTRATION IN THE DIGITAL AGE, 2014, 1 (01) :1-14
[3]  
Fredenburg J., 2012, 2012 IEEE International Solid-State Circuits Conference (ISSCC), P468, DOI 10.1109/ISSCC.2012.6177094
[4]   A 10-b Ternary SAR ADC With Quantization Time Information Utilization [J].
Guerber, Jon ;
Venkatram, Hariprasath ;
Gande, Manideep ;
Waters, Allen ;
Moon, Un-Ku .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2012, 47 (11) :2604-2613
[5]  
Harpe P., 2012, 2012 IEEE International Solid-State Circuits Conference (ISSCC), P472, DOI 10.1109/ISSCC.2012.6177096
[6]   A 10b/12b 40 kS/s SAR ADC With Data-Driven Noise Reduction Achieving up to 10.1b ENOB at 2.2 fJ/Conversion-Step [J].
Harpe, Pieter ;
Cantatore, Eugenio ;
van Roermund, Arthur .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2013, 48 (12) :3011-3018
[7]  
Hung-Yen Tai, 2012, 2012 IEEE Symposium on VLSI Circuits, P92, DOI 10.1109/VLSIC.2012.6243805
[8]   A SAR-Assisted Two-Stage Pipeline ADC [J].
Lee, Chun C. ;
Flynn, Michael P. .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2011, 46 (04) :859-869
[9]   A 21 fJ/Conversion-Step 100 kS/s 10-bit ADC With a Low-Noise Time-Domain Comparator for Low-Power Sensor Interface [J].
Lee, Seon-Kyoo ;
Park, Seung-Jin ;
Park, Hong-June ;
Sim, Jae-Yoon .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2011, 46 (03) :651-659
[10]   A 9-Bit 150-MS/s Subrange ADC Based on SAR Architecture in 90-nm CMOS [J].
Lin, Ying-Zu ;
Liu, Chun-Cheng ;
Huang, Guan-Ying ;
Shyu, Ya-Ting ;
Liu, Yen-Ting ;
Chang, Soon-Jyh .
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2013, 60 (03) :570-581