Spacer Thickness Optimization for FinFET-based Logic and Memories: A Device-Circuit Co-design Approach

被引:2
作者
Gupta, Sumeet Kumar [1 ]
Roy, Kaushik [1 ]
机构
[1] Purdue Univ, Sch Elect & Comp Engn, W Lafayette, IN 47906 USA
来源
DIELECTRIC MATERIALS AND METALS FOR NANOELECTRONICS AND PHOTONICS 10 | 2012年 / 50卷 / 04期
关键词
D O I
10.1149/05004.0187ecst
中图分类号
O646 [电化学、电解、磁化学];
学科分类号
081704 ;
摘要
We present device-circuit co-design techniques for FinFETs, based on spacer thickness optimization. We show that short channel effects in deeply scaled technologies can be mitigated by engineering the spacer thickness to introduce a gate underlap. FinFETs with symmetric and asymmetric gate underlap are presented and their device characteristics are analyzed. The implication of introducing underlap in FinFETs on circuit design is also discussed. We show that spacer thickness optimization leads to 86% lower leakage and 14% lower dynamic energy consumption with comparable performance. We also present the benefits of FinFETs with asymmetric gate underlap in mitigating the read-write conflict in 6T SRAMs. This technique enhances the read stability by 10% with only 3% lower write margin compared to standard FinFET SRAM. In addition, 58% reduction in leakage, 3% lower write time and 3% higher hold stability is achieved at the cost of 19% higher access time and 4% larger area.
引用
收藏
页码:187 / 192
页数:6
相关论文
共 47 条
[31]   Device circuit co-design to reduce gate leakage current in VLSI logic circuits in nano regime [J].
Rana, Ashwani K. .
INTERNATIONAL JOURNAL OF NUMERICAL MODELLING-ELECTRONIC NETWORKS DEVICES AND FIELDS, 2016, 29 (03) :487-500
[32]   Scaling 2-Layer RRAM Cross-Point Array towards 10 nm Node: a Device-Circuit Co-Design [J].
Zuloaga, Scott ;
Liu, Rui ;
Chen, Pai-Yu ;
Yu, Shimeng .
2015 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2015, :193-196
[33]   A Novel GaN Gate Driver: Transistor-Intrinsic Integration Exploiting Non-Ideal Characteristics by Device-Circuit Co-Design [J].
Li, Fangqing ;
Sun, Xinyu ;
Wang, Haodong ;
Chen, Xin ;
Zhong, Yaozong ;
Gao, Hongwei ;
Qie, Haoran ;
Cao, Yunzhe ;
Zhi, Gaofei ;
Zhang, Xinkun ;
Guo, Xiaolu ;
Zhou, Yu ;
Sun, Qian ;
Yang, Hui .
2024 36TH INTERNATIONAL SYMPOSIUM ON POWER SEMICONDUCTOR DEVICES AND IC S, ISPSD 2024, 2024, :279-282
[34]   VARIATION-AWARE ENERGY-DELAY OPTIMIZATION METHOD FOR DEVICE/CIRCUIT CO-DESIGN [J].
Wang, Junyao ;
Jiang, Xiaobo ;
Wang, Xingsheng ;
Wang, Runsheng ;
Cheng, Binjie ;
Asenov, Asen ;
Wei, Lan ;
Huang, Ru .
2015 CHINA SEMICONDUCTOR TECHNOLOGY INTERNATIONAL CONFERENCE, 2015,
[35]   Gate-All-Around FET Based 6T SRAM Design Using a Device-Circuit Co-Optimization Framework [J].
Wang, Luhao ;
Shafaei, Alireza ;
Pedram, Massoud .
2017 IEEE 60TH INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS (MWSCAS), 2017, :1113-1116
[36]   A Unified Approach for Trap-Aware Device/Circuit Co-Design in Nanoscale CMOS Technology [J].
Wang, Runsheng ;
Luo, Mulong ;
Guo, Shaofeng ;
Huang, Ru ;
Liu, Changze ;
Zou, Jibin ;
Wang, Jianping ;
Wu, Jingang ;
Xu, Nuo ;
Wong, Waisum ;
Yu, Scott ;
Wu, Hanming ;
Lee, Shiuh-Wuu ;
Wang, Yangyuan .
2013 IEEE INTERNATIONAL ELECTRON DEVICES MEETING (IEDM), 2013,
[37]   Device Circuit Co Design of FEFET Based Logic for Low Voltage Processors [J].
George, Sumitha ;
Aziz, Ahmedullah ;
Li, Xueqing ;
Kim, Moon Seok ;
Datta, Suman ;
Sampson, John ;
Gupta, Sumeet ;
Narayanan, Vijaykrishnan .
2016 IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI (ISVLSI), 2016, :649-654
[38]   Incorporating Bottom-Up Approach Into Device/Circuit Co-Design for SRAM-Based Cache Memory Applications [J].
Tayal, Shubham ;
Smaani, Billel ;
Rahi, Shiromani Balmukund ;
Upadhyay, Abhishek Kumar ;
Bhattacharya, Sandip ;
Ajayan, J. ;
Jena, Biswajit ;
Myeong, Ilho ;
Park, Byung-Gook ;
Song, Young Suh .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2022, 69 (11) :6127-6132
[39]   Fast and Energy-Efficient CNFET Adders With CDM and Sensitivity-Based Device-Circuit Co-Optimization [J].
Haghshenas, Kawsar ;
Hashemi, Mona ;
Nikoubin, Tooraj .
IEEE TRANSACTIONS ON NANOTECHNOLOGY, 2018, 17 (04) :783-794
[40]   Spacer Engineered Junction-less Transistor: A Device Circuit Co-Design Study for Ultra-Low Power Applications [J].
Saini, Neha ;
Saini, Gaurav .
PROCEEDINGS OF THE 2018 SECOND INTERNATIONAL CONFERENCE ON INTELLIGENT COMPUTING AND CONTROL SYSTEMS (ICICCS), 2018, :1445-1450