An Electrical-performance Test Method for Test Handler

被引:1
作者
Chao, Yuan [1 ]
Zhang, Zhisheng [1 ]
Dai, Min [1 ]
机构
[1] Southeast Univ, Nanjing 210096, Jiangsu, Peoples R China
来源
INTELLIGENT MATERIALS AND MECHATRONICS | 2014年 / 464卷
关键词
Electrical-performance Test; Test Handler; Parallel Work Trait; Winsock;
D O I
10.4028/www.scientific.net/AMM.464.209
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Electrical-performance test (hereafter referred to as E-test) has always been one of the difficulties in final testing procedures for semiconductor. The accuracy, rapidity and generality are difficult to achieve in the E-test. This paper proposes a test method based on the characteristics of the E-test workstation of test handler for semiconductor, in which the whole test procedure is divided into two terminals: the control and the test terminal. The control terminal is integrated into the control system of test handler, while the test terminal is independently designed with generality for different semiconductor products. To achieve an ideal performance, the parallel work trait of E-test in this method is discussed. Finally, the method has been successfully implemented on the test handler for semiconductor in actual production.
引用
收藏
页码:209 / 214
页数:6
相关论文
共 7 条
[1]  
Horton Ivor, 2006, BEGINNING VISUAL C 2
[2]  
Lee S.M., 2007, INT J SERVICE BUSINE, V1, P1, DOI DOI 10.1002/MED.20079
[3]  
Li S.C., 2004, IEEE INT C SEM EL KU, V1, P180
[4]  
Meijer Erik, 2007, P C OBJ OR PROGR SYS, V1, P860
[5]  
Ning Y.M., 2010, 2010 2 INT C COMP IN, V2, P296
[6]   Optimizing the whole test system to achieve optimal yields and lowest test costs [J].
Sherry, J ;
Haupt, D .
29TH INTERNATIONAL ELECTRONICS MANUFACTURING TECHNOLOGY SYMPOSIUM, 2004, :282-294
[7]   Design of a Control System for a Turret Based Test Handler [J].
Zhang, Zhisheng ;
He, Fan .
ADVANCES IN ENGINEERING DESIGN AND OPTIMIZATION III, PTS 1 AND 2, 2012, 201-202 :131-134