Ultra-Low Cost Full Adder Cell Using the nonlinear effect in Four-Input Quantum Dot Cellular Automata Majority Gate

被引:9
|
作者
Moosavi, Norassadat [1 ]
Navi, Keivan [2 ]
Aghazarian, Vahe [1 ]
机构
[1] Islamic Azad Univ IAUCTB, Dept Comp Engn, Cent Tehran Branch, Tehran 13185768, Iran
[2] Inst Res Fundamental Sci IPM, Sch Comp Sci, Tehran, Iran
关键词
Quantum Dot Cellular; Distance; Coplanar Crossover; Full Adder; DESIGN; DISSIPATION; DEVICE;
D O I
10.22075/ijnaa.2020.19577.2088
中图分类号
O1 [数学];
学科分类号
0701 ; 070101 ;
摘要
In this article, a new approach for the efficient design of quantum-dot cellular automata (QCA) circuits is introduced. The main advantages of the proposed idea are the reduced number of QCA cells as well as increased speed, reduced power dissipation and improved cell area. In many cases, one needs to double the effect of a particular inter median signal. State-of-the-art designs utilize a kind of fan out to achieve these resulting in increased number of cells, dissipating more power and decreasing the overall speed of the circuits. In this paper, we have presented cell alignment to multiply the effect of a certain signal by two, three or even more. This can be considered as a new vision to design any arbitrary circuit needing this property. Furthermore, a new coplanar crossover approach has been introduced which is able to make the coplanar crossover in two consecutive clocks with one rotated cell in the worst case. In order to prove the efficiency of the proposed ideas, a new Full Adder cell and a new Carry Ripple Adder (4-bit) have been designed which provides less QCA cell count as well as less power dissipation and cost.
引用
收藏
页码:1 / 16
页数:16
相关论文
共 50 条
  • [21] Extendable quantum-dot cellular automata decoding architecture using 5-input majority gate
    Jeon, Jun-Cheol
    International Journal of Control and Automation, 2015, 8 (12): : 107 - 118
  • [22] Fast Quantum-Dot Cellular Automata Adder/Subtractor Using Novel Fault Tolerant Exclusive-or Gate and Full Adder
    Marshal Raj
    Lakshminarayanan Gopalakrishnan
    Seok-Bum Ko
    International Journal of Theoretical Physics, 2019, 58 : 3049 - 3064
  • [23] Fast Quantum-Dot Cellular Automata Adder/Subtractor Using Novel Fault Tolerant Exclusive-or Gate and Full Adder
    Raj, Marshal
    Gopalakrishnan, Lakshminarayanan
    Ko, Seok-Bum
    INTERNATIONAL JOURNAL OF THEORETICAL PHYSICS, 2019, 58 (09) : 3049 - 3064
  • [24] New Majority Gate-Based Parallel BCD Adder Designs for Quantum-Dot Cellular Automata
    Zhang, Tingting
    Pudi, Vikramkumar
    Liu, Weiqiang
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2019, 66 (07) : 1232 - 1236
  • [25] Rotated majority gate-based 2n-bit full adder design in quantum-dot cellular automata nanotechnology
    Kassa, Sankit
    Gupta, Prateek
    Kumar, Manoj
    Stephan, Thompson
    Kannan, Ramani
    CIRCUIT WORLD, 2022, 48 (01) : 48 - 63
  • [26] A combined three and five inputs majority gate-based high performance coplanar full adder in quantum-dot cellular automata
    Danehdaran F.
    Angizi S.
    Bagherian Khosroshahy M.
    Navi K.
    Bagherzadeh N.
    International Journal of Information Technology, 2021, 13 (3) : 1165 - 1177
  • [27] Efficient Design of Decimal Full Adder Using Quantum-dot Cellular Automata
    Li, Zeqiang
    Chu, Zhufei
    Wang, Lunyao
    Xia, Yinshui
    2018 14TH IEEE INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUIT TECHNOLOGY (ICSICT), 2018, : 1373 - 1375
  • [28] Analysis and Design of Coplanar Five-Input Majority Gate in Quantum-Dot Cellular Automata
    Deng F.-F.
    Xie G.-J.
    Wang X.-Y.
    Cheng X.
    Zhang Y.-Q.
    Tien Tzu Hsueh Pao/Acta Electronica Sinica, 2020, 48 (05): : 861 - 869
  • [29] A Novel Design of 5-Input Majority Gate in Quantum-dot Cellular Automata Technology
    Balali, Moslem
    Rezai, Abdalhossein
    Balali, Haideh
    Rabiei, Faranak
    Emadi, Saeid
    2017 IEEE SYMPOSIUM ON COMPUTER APPLICATIONS & INDUSTRIAL ELECTRONICS (ISCAIE), 2017, : 13 - 16
  • [30] New Decomposition Theorems on Majority Logic for Low-Delay Adder Designs in Quantum Dot Cellular Automata
    Pudi, Vikramkumar
    Sridharan, K.
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2012, 59 (10) : 678 - 682