共 31 条
[1]
Andreou A. G., 2001, IEEE Circuits and Systems Magazine, V1, P22, DOI 10.1109/7384.963464
[2]
ANSYS Inc. and ANSYS Europe Ltd, 2005, ANSYS EUR LTD 2005 R
[5]
Driscoll L, 2004, MATER RES SOC SYMP P, V809, P225
[8]
Feynman R P, 1996, FEYNMAN LECT PHYS
[9]
Low temperature (≤ 800°C) recessed junction selective silicon-germanium source/drain technology for sub-70 nm CMOS
[J].
INTERNATIONAL ELECTRON DEVICES MEETING 2000, TECHNICAL DIGEST,
2000,
:437-440