Conduction type change with annealing in thin silicon-on-insulator wafers

被引:4
|
作者
Shibata, Y [1 ]
Ichimura, M [1 ]
Arai, E [1 ]
机构
[1] Nagoya Inst Technol, Dept Elect & Comp Engn, Showa Ku, Nagoya, Aichi 4668555, Japan
关键词
silicon-on-insulator; spreading resistance measurement; annealing; carrier concentration; new donor;
D O I
10.1016/j.sse.2003.11.002
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Carrier concentration profiles of p-type thin silicon-on-insulator (SOI) wafers fabricated by oxygen ion implantation and wafer bonding are measured using spreading resistance analysis. SOI layers are almost fully depleted for the as-received wafers. With annealing at 1000 and 600 degreesC for 240 min, the carrier concentration profiles are not changed significantly, while with annealing at 700-800 degreesC for 240 min, carrier concentration in the SOI layer increases up to the order of 1 x 10(16) cm(-3). From current-voltage, capacitance-voltage and Hall measurements, it is found that the conduction type of the SOI layers annealed at 700-800 degreesC for 240 min are inverted into n-type and that the level of donor generated by the annealing is shallower than 0.03 eV below the conduction band. (C) 2004 Elsevier Ltd. All rights reserved.
引用
收藏
页码:1249 / 1252
页数:4
相关论文
共 50 条
  • [21] SILICON-ON-INSULATOR FILMS OBTAINED BY ETCHBACK OF BONDED WAFERS
    HARENDT, C
    APPEL, W
    GRAF, HG
    HOFFLINGER, B
    PENTEKER, E
    JOURNAL OF THE ELECTROCHEMICAL SOCIETY, 1989, 136 (11) : 3547 - 3548
  • [22] Electrochemical Anodization of Silicon-on-Insulator Wafers Using an AC
    Breese, M. B. H.
    Azimi, S.
    Ow, Y. S.
    Mangaiyarkarasi, D.
    Chan, T. K.
    Jiao, S.
    Dang, Z. Y.
    Blackwood, D. J.
    ELECTROCHEMICAL AND SOLID STATE LETTERS, 2010, 13 (08) : H271 - H273
  • [23] SILICON-ON-INSULATOR WAFERS BY ZONE-MELTING RECRYSTALLIZATION
    ZAVRACKY, PM
    VU, DP
    BATTY, M
    SOLID STATE TECHNOLOGY, 1991, 34 (04) : 55 - 57
  • [24] Lifetime mapping technique for ultrathin silicon-on-insulator wafers
    Sumie, S
    Ojima, F
    Yamashita, K
    Iba, K
    Hashizume, H
    JOURNAL OF THE ELECTROCHEMICAL SOCIETY, 2005, 152 (01) : G99 - G106
  • [25] Gettering in silicon-on-insulator wafers:: experimental studies and modelling
    Istratov, AA
    Väinölä, H
    Huber, W
    Weber, ER
    SEMICONDUCTOR SCIENCE AND TECHNOLOGY, 2005, 20 (06) : 568 - 575
  • [26] Lateral gettering of Fe on bulk and silicon-on-insulator wafers
    Beaman, KL
    Kononchuk, O
    Koveshnikov, S
    Osburn, CM
    Rozgonyi, GA
    JOURNAL OF THE ELECTROCHEMICAL SOCIETY, 1999, 146 (05) : 1925 - 1928
  • [27] Nanocavities: an effective gettering method for silicon-on-insulator wafers
    Zhang, M
    Zeng, JM
    Huang, JP
    Lin, ZX
    Zhou, ZY
    Lin, CL
    CHINESE PHYSICS LETTERS, 1998, 15 (07): : 516 - 518
  • [28] Color variations of silicon-on-insulator wafers with silicon device layer thickness
    Seely, John f.
    OPTICS EXPRESS, 2025, 33 (02): : 3205 - 3213
  • [29] Segmented waveguides in thin silicon-on-insulator
    Hochberg, M
    Baehr-Jones, T
    Walker, C
    Witzens, J
    Gunn, LC
    Scherer, A
    JOURNAL OF THE OPTICAL SOCIETY OF AMERICA B-OPTICAL PHYSICS, 2005, 22 (07) : 1493 - 1497
  • [30] Selective deposition of TiSi2 on ultra-thin silicon-on-insulator (SOI) wafers
    Maa, JS
    Ulrich, B
    Hsu, ST
    Stecker, G
    THIN SOLID FILMS, 1998, 332 (1-2) : 412 - 417